49 lines
1.4 KiB
C
49 lines
1.4 KiB
C
|
#ifndef _BUS_H_
|
||
|
|
#define _BUS_H_
|
||
|
|
|
||
|
|
#define CSBAR (0xF1000000)
|
||
|
|
#define FPGA_BUS_REG_OFFSET (0x10400)
|
||
|
|
#define FPGA_BUS_REG_MAP_SIZE (0x200)
|
||
|
|
#define FPGA_BUS_BASE (0xf6000000)
|
||
|
|
#define FPGA_BUS_MAP_SIZE (0x2000000)
|
||
|
|
|
||
|
|
|
||
|
|
#define CS2_READ_REG (0x4008044f)
|
||
|
|
#define CS2_WRITE_REG (0x003F3F3F)
|
||
|
|
#define CS2_CTL_REG (0x0004FFFF)
|
||
|
|
|
||
|
|
#define BUS_CS_READ_REG_OFF(x) (0x8 *(x))
|
||
|
|
#define BUS_CS_WRITE_REG_OFF(x) (0x4 + 0x8 *(x))
|
||
|
|
#define BUS_CTL_REG_OFF (0xC0)
|
||
|
|
|
||
|
|
#define FPGA_READ_REG_OFF (BUS_CS_READ_REG_OFF(3) >>2)
|
||
|
|
#define FPGA_WRITE_REG_OFF (BUS_CS_WRITE_REG_OFF(3) >>2)
|
||
|
|
#define FPGE_CTL_REG_OFF (BUS_CTL_REG_OFF>>2)
|
||
|
|
|
||
|
|
#define FPGA_INT_MASK_REG_OFFSET (0x13)
|
||
|
|
#define FPGA_INT_STATUS_REG_OFFSET (0x14)
|
||
|
|
#define FPGA_INT_REG_MASK (0xff)
|
||
|
|
|
||
|
|
#define FPGA_GPIO7_BIT (1<<0x7)
|
||
|
|
#define FPGA_GPIO_STOP_BIT (FPGA_GPIO7_BIT)
|
||
|
|
|
||
|
|
unsigned short get_int_status_bit(void);
|
||
|
|
int clr_int_status_bit(unsigned short value);
|
||
|
|
int clr_int_mask_bit(unsigned short value);
|
||
|
|
int set_int_mask_bit(unsigned short value);
|
||
|
|
int fpga_bus_init(void);
|
||
|
|
void fpga_bus_exit(void);
|
||
|
|
int mv78460_irq_init(void);
|
||
|
|
void mv78460_irq_exit(void);
|
||
|
|
unsigned int FPGA_Get1msIrqCnt(void);
|
||
|
|
int fpga_RedLedCtrl(int iIsOn);
|
||
|
|
int fpga_GreenLedCtrl(int iIsOn);
|
||
|
|
unsigned short fpga_GetCardType(void);
|
||
|
|
unsigned short fpga_GetFPGAVer(void);
|
||
|
|
unsigned int fpga_GetUserId(void);
|
||
|
|
unsigned int fpga_GetChassisSn(void);
|
||
|
|
unsigned short fpga_GetSlot(void);
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|