342 lines
7.0 KiB
C
Executable File
342 lines
7.0 KiB
C
Executable File
/*
|
|
* (C) Copyright 2007-2015
|
|
* Allwinner Technology Co., Ltd. <www.allwinnertech.com>
|
|
* Jerry Wang <wangflord@allwinnertech.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <sunxi_mbr.h>
|
|
#include <boot_type.h>
|
|
#include <sys_partition.h>
|
|
#include <sys_config.h>
|
|
#include <mmc.h>
|
|
#include <power/sunxi/axp.h>
|
|
#include <asm/io.h>
|
|
#include <power/sunxi/pmu.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
void enable_smp(void)
|
|
{
|
|
//SMP status is controlled by bit 6 of the CP15 Aux Ctrl Reg
|
|
asm volatile("MRC p15, 0, r0, c1, c0, 1"); // Read ACTLR
|
|
asm volatile("ORR r0, r0, #0x040"); // Set bit 6
|
|
asm volatile("MCR p15, 0, r0, c1, c0, 1"); // Write ACTLR
|
|
}
|
|
|
|
/*
|
|
************************************************************************************************************
|
|
*
|
|
* function
|
|
*
|
|
* name :
|
|
*
|
|
* parmeters :
|
|
*
|
|
* return :
|
|
*
|
|
* note :
|
|
*
|
|
*
|
|
************************************************************************************************************
|
|
*/
|
|
/* add board specific code here */
|
|
int board_init(void)
|
|
{
|
|
#if 0
|
|
u32 reg_val;
|
|
//set sram for vedio use, default is boot use
|
|
reg_val = readl(0x01c00004);
|
|
reg_val &= ~(0x1<<24);
|
|
writel(reg_val, 0x01c00004);
|
|
|
|
//VE gating :brom set this bit, but not require now
|
|
reg_val = readl(0x01c20064);
|
|
reg_val &= ~(0x1<<0);
|
|
writel(reg_val, 0x01c20064);
|
|
|
|
//VE Bus Reset: brom set this bit, but not require now
|
|
reg_val = readl(0x1c202c4);
|
|
reg_val &= ~(0x1<<0);
|
|
writel(reg_val, 0x1c202c4);
|
|
#endif
|
|
//we should open this bit before cache&mmu enable.
|
|
//the cache is useless if smp bit is not set,although cache has been enabled.
|
|
enable_smp();
|
|
return 0;
|
|
}
|
|
/*
|
|
************************************************************************************************************
|
|
*
|
|
* function
|
|
*
|
|
* name :
|
|
*
|
|
* parmeters :
|
|
*
|
|
* return :
|
|
*
|
|
* note :
|
|
*
|
|
*
|
|
************************************************************************************************************
|
|
*/
|
|
void dram_init_banksize(void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = gd->ram_size;
|
|
}
|
|
/*
|
|
************************************************************************************************************
|
|
*
|
|
* function
|
|
*
|
|
* name :
|
|
*
|
|
* parmeters :
|
|
*
|
|
* return :
|
|
*
|
|
* note :
|
|
*
|
|
*
|
|
************************************************************************************************************
|
|
*/
|
|
int dram_init(void)
|
|
{
|
|
uint dram_size = 0;
|
|
dram_size = uboot_spare_head.boot_data.dram_scan_size;
|
|
if(dram_size)
|
|
{
|
|
gd->ram_size = dram_size * 1024 * 1024;
|
|
}
|
|
else
|
|
{
|
|
gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
|
|
}
|
|
|
|
print_size(gd->ram_size, "");
|
|
putc('\n');
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_GENERIC_MMC
|
|
|
|
extern int sunxi_mmc_init(int sdc_no);
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
sunxi_mmc_init(bis->bi_card_num);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void board_mmc_pre_init(int card_num)
|
|
{
|
|
bd_t *bd;
|
|
|
|
bd = gd->bd;
|
|
gd->bd->bi_card_num = card_num;
|
|
mmc_initialize(bd);
|
|
|
|
}
|
|
|
|
int board_mmc_get_num(void)
|
|
{
|
|
return gd->boot_card_num;
|
|
}
|
|
|
|
|
|
void board_mmc_set_num(int num)
|
|
{
|
|
gd->boot_card_num = num;
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
int checkboard(void)
|
|
{
|
|
printf("Board: SUN6I\n");
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int cpu0_set_detected_paras(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
ulong get_spare_head_size(void)
|
|
{
|
|
return (ulong)sizeof(struct spare_boot_head_t);
|
|
}
|
|
|
|
extern int axp20_probe(void);
|
|
extern int axp22_probe(void);
|
|
|
|
|
|
/**
|
|
* platform_axp_probe -detect the pmu on board
|
|
* @sunxi_axp_dev_pt: pointer to the axp array
|
|
* @max_dev: the size of the array where sunxi_axp_dev_pt point to
|
|
* returns:
|
|
* the num of pmu
|
|
*/
|
|
|
|
int platform_axp_probe(sunxi_axp_dev_t *sunxi_axp_dev_pt[], int max_dev)
|
|
{
|
|
|
|
if(0 == axp22_probe())
|
|
{
|
|
tick_printf("PMU: AXP22x found\n");
|
|
sunxi_axp_dev_pt[0] = &sunxi_axp_22;
|
|
return 1;
|
|
}
|
|
|
|
if(0 == axp20_probe())
|
|
{
|
|
tick_printf("PMU: AXP209 found\n\n");
|
|
sunxi_axp_dev_pt[0] = &sunxi_axp_20;
|
|
return 1;
|
|
}
|
|
|
|
sunxi_axp_dev_pt[0] = &sunxi_axp_null;
|
|
return 0;
|
|
|
|
}
|
|
|
|
char* board_hardware_info(void)
|
|
{
|
|
static char * hardware_info = "sun8iw11p1";
|
|
return hardware_info;
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_NET
|
|
#ifdef CONFIG_USB_ETHER
|
|
extern int sunxi_udc_probe(void);
|
|
#ifdef CONFIG_SUNXI_SERIAL
|
|
extern int get_serial_num_from_chipid(char* serial);
|
|
|
|
static int sunxi_serial_num_is_zero(char *serial)
|
|
{
|
|
int i = 0;
|
|
|
|
get_serial_num_from_chipid(serial);
|
|
while(i < 20) {
|
|
if (serial[i] != '0')
|
|
break;
|
|
i++;
|
|
}
|
|
if (i == 20)
|
|
return 0;
|
|
else
|
|
return 1;
|
|
}
|
|
#endif
|
|
|
|
static void sunxi_random_ether_addr(void)
|
|
{
|
|
int i = 0;
|
|
char serial[128] = {0};
|
|
ulong tmp = 0;
|
|
char tmp_s[5] = "";
|
|
unsigned long long rand = 0;
|
|
uchar usb_net_addr[6];
|
|
char mac[18] = "";
|
|
char tmp_mac = 0;
|
|
int ret = 0;
|
|
|
|
/*
|
|
* get random mac address from serial num if it's not zero, or from timer.
|
|
*/
|
|
#ifdef CONFIG_SUNXI_SERIAL
|
|
ret = sunxi_serial_num_is_zero(serial);
|
|
#endif
|
|
if (ret == 1) {
|
|
for(i = 0; i < 6; i++) {
|
|
if(i == 0)
|
|
strncpy(tmp_s, serial+16, 4);
|
|
else if ((i == 1) || (i == 4))
|
|
strncpy(tmp_s, serial+12, 4);
|
|
else if (i == 2)
|
|
strncpy(tmp_s, serial+8, 4);
|
|
else
|
|
strncpy(tmp_s,serial+4,4);
|
|
|
|
tmp = simple_strtoul(tmp_s, NULL, 16);
|
|
rand = (tmp) * 0xfedf4fd;
|
|
|
|
rand = rand * 0xd263f967 + 0xea6f22ad8235;
|
|
usb_net_addr[i] = (uchar)(rand % 0x100);
|
|
}
|
|
} else {
|
|
for(i = 0; i < 6; i++) {
|
|
rand = get_timer_masked() * 0xfedf4fd;
|
|
rand = rand * 0xd263f967 + 0xea6f22ad8235;
|
|
usb_net_addr[i] = (uchar)(rand % 0x100);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* usbnet_hostaddr, usb_net_addr[0] = 0xxx xx10
|
|
*/
|
|
tmp_mac = usb_net_addr[0] & 0x7e;
|
|
tmp_mac = tmp_mac | 0x02;
|
|
sprintf(mac, "%02x:%02x:%02x:%02x:%02x:%02x", tmp_mac, usb_net_addr[1],usb_net_addr[2],
|
|
usb_net_addr[3],usb_net_addr[4],usb_net_addr[5]);
|
|
setenv("usbnet_hostaddr", mac);
|
|
|
|
/*
|
|
* usbnet_devaddr, usb_net_addr[0] = 1xxx xx10
|
|
*/
|
|
tmp_mac = usb_net_addr[0] & 0xfe;
|
|
tmp_mac = tmp_mac | 0x82;
|
|
sprintf(mac, "%02x:%02x:%02x:%02x:%02x:%02x", tmp_mac, usb_net_addr[1],usb_net_addr[2],
|
|
usb_net_addr[3],usb_net_addr[4],usb_net_addr[5]);
|
|
setenv("usbnet_devaddr", mac);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SUNXI_GETH
|
|
extern int geth_initialize(bd_t *bis);
|
|
#endif
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
int rc = 0;
|
|
|
|
#ifdef CONFIG_SUNXI_GETH
|
|
rc = geth_initialize(bis);
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_ETHER
|
|
sunxi_random_ether_addr();
|
|
sunxi_udc_probe();
|
|
rc = usb_eth_initialize(bis);
|
|
#endif
|
|
return rc;
|
|
}
|
|
|
|
#endif
|