SmartAudio/lichee/linux-4.9/drivers/input/touchscreen/gt9xx/gt9xx_update.c

1531 lines
54 KiB
C
Executable File

/* drivers/input/touchscreen/gt813_827_828_update.c
*
* 2010 - 2012 Goodix Technology.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be a reference
* to you, when you are integrating the GOODiX's CTP IC into your system,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* Latest Version:1.6
* Author: andrew@goodix.com
* Revision Record:
* V1.0:
* first release. By Andrew, 2012/08/31
* V1.2:
* add force update,GT9110P pid map. By Andrew, 2012/10/15
* V1.4:
* 1. add config auto update function;
* 2. modify enter_update_mode;
* 3. add update file cal checksum.
* By Andrew, 2012/12/12
* V1.6:
* 1. replace guitar_client with i2c_connect_client;
* 2. support firmware header array update.
* By Meta, 2013/03/11
*/
#include <linux/kthread.h>
#include "gt9xx_ts.h"
#if GTP_HEADER_FW_UPDATE
#include <linux/namei.h>
#include "gt9xx_firmware.h"
#endif
#define GUP_REG_HW_INFO 0x4220
#define GUP_REG_FW_MSG 0x41E4
#define GUP_REG_PID_VID 0x8140
#define GUP_SEARCH_FILE_TIMES 50
#define UPDATE_FILE_PATH_2 "/data/_goodix_update_.bin"
#define UPDATE_FILE_PATH_1 "/sdcard/_goodix_update_.bin"
#define CONFIG_FILE_PATH_1 "/data/_goodix_config_.cfg"
#define CONFIG_FILE_PATH_2 "/sdcard/_goodix_config_.cfg"
#define FW_HEAD_LENGTH 14
#define FW_SECTION_LENGTH 0x2000
#define FW_DSP_ISP_LENGTH 0x1000
#define FW_DSP_LENGTH 0x1000
#define FW_BOOT_LENGTH 0x800
#define PACK_SIZE 256
#define MAX_FRAME_CHECK_TIME 5
#define _bRW_MISCTL__SRAM_BANK 0x4048
#define _bRW_MISCTL__MEM_CD_EN 0x4049
#define _bRW_MISCTL__CACHE_EN 0x404B
#define _bRW_MISCTL__TMR0_EN 0x40B0
#define _rRW_MISCTL__SWRST_B0_ 0x4180
#define _bWO_MISCTL__CPU_SWRST_PULSE 0x4184
#define _rRW_MISCTL__BOOTCTL_B0_ 0x4190
#define _rRW_MISCTL__BOOT_OPT_B0_ 0x4218
#define _rRW_MISCTL__BOOT_CTL_ 0x5094
#define FAIL 0
#define SUCCESS 1
#pragma pack(1)
typedef struct
{
u8 hw_info[4]; //hardware info//
u8 pid[8]; //product id //
u16 vid; //version id //
}st_fw_head;
#pragma pack()
typedef struct
{
u8 force_update;
u8 fw_flag;
struct file *file;
struct file *cfg_file;
st_fw_head ic_fw_msg;
mm_segment_t old_fs;
}st_update_msg;
st_update_msg update_msg;
u16 show_len;
u16 total_len;
u8 got_file_flag = 0;
extern void gtp_reset_guitar(struct i2c_client *client, s32 ms);
extern s32 gtp_send_cfg(struct i2c_client *client);
extern struct i2c_client * i2c_connect_client;
extern void gtp_irq_enable(struct goodix_ts_data *ts);
extern void gtp_irq_disable(struct goodix_ts_data *ts);
extern void gtp_set_io_int(void);
extern void gtp_io_init(int ms);
extern void gtp_set_int_value(int status);
extern int ctp_wakeup(int status,int ms);
/*******************************************************
Function:
Read data from the i2c slave device.
Input:
client: i2c device.
buf[0~1]: read start address.
buf[2~len-1]: read data buffer.
len: GTP_ADDR_LENGTH + read bytes count
Output:
numbers of i2c_msgs to transfer:
2: succeed, otherwise: failed
*********************************************************/
s32 gup_i2c_read(struct i2c_client *client, u8 *buf, s32 len)
{
struct i2c_msg msgs[2];
s32 ret=-1;
s32 retries = 0;
GTP_DEBUG_FUNC();
msgs[0].flags = !I2C_M_RD;
msgs[0].addr = client->addr;
msgs[0].len = GTP_ADDR_LENGTH;
msgs[0].buf = &buf[0];
msgs[1].flags = I2C_M_RD;
msgs[1].addr = client->addr;
msgs[1].len = len - GTP_ADDR_LENGTH;
msgs[1].buf = &buf[GTP_ADDR_LENGTH];
while(retries < 5) {
ret = i2c_transfer(client->adapter, msgs, 2);
if(ret == 2)break;
retries++;
}
return ret;
}
/*******************************************************
Function:
Write data to the i2c slave device.
Input:
client: i2c device.
buf[0~1]: write start address.
buf[2~len-1]: data buffer
len: GTP_ADDR_LENGTH + write bytes count
Output:
numbers of i2c_msgs to transfer:
1: succeed, otherwise: failed
*********************************************************/
s32 gup_i2c_write(struct i2c_client *client,u8 *buf,s32 len)
{
struct i2c_msg msg;
s32 ret=-1;
s32 retries = 0;
GTP_DEBUG_FUNC();
msg.flags = !I2C_M_RD;
msg.addr = client->addr;
msg.len = len;
msg.buf = buf;
while(retries < 5){
ret = i2c_transfer(client->adapter, &msg, 1);
if (ret == 1)break;
retries++;
}
return ret;
}
static u8 gup_get_ic_msg(struct i2c_client *client, u16 addr, u8* msg, s32 len)
{
s32 i = 0;
msg[0] = (addr >> 8) & 0xff;
msg[1] = addr & 0xff;
for (i = 0; i < 5; i++) {
if (gup_i2c_read(client, msg, GTP_ADDR_LENGTH + len) > 0) {
break;
}
}
if (i >= 5) {
GTP_ERROR("Read data from 0x%02x%02x failed!", msg[0], msg[1]);
return FAIL;
}
return SUCCESS;
}
static u8 gup_set_ic_msg(struct i2c_client *client, u16 addr, u8 val)
{
s32 i = 0;
u8 msg[3];
msg[0] = (addr >> 8) & 0xff;
msg[1] = addr & 0xff;
msg[2] = val;
for (i = 0; i < 5; i++) {
if (gup_i2c_write(client, msg, GTP_ADDR_LENGTH + 1) > 0) {
break;
}
}
if (i >= 5) {
GTP_ERROR("Set data to 0x%02x%02x failed!", msg[0], msg[1]);
return FAIL;
}
return SUCCESS;
}
static u8 gup_get_ic_fw_msg(struct i2c_client *client)
{
s32 ret = -1;
u8 retry = 0;
u8 buf[16];
u8 i;
//step1:get hardware info
ret = gup_get_ic_msg(client, GUP_REG_HW_INFO, buf, 4);
if(FAIL == ret) {
GTP_ERROR("Read hardware info fail.");
return ret;
}
memcpy(update_msg.ic_fw_msg.hw_info, &buf[GTP_ADDR_LENGTH], 4);
for(i=0; i<4; i++) {
update_msg.ic_fw_msg.hw_info[i] = buf[GTP_ADDR_LENGTH + 3 - i];
}
GTP_DEBUG("IC Hardware info:%02x%02x%02x%02x", update_msg.ic_fw_msg.hw_info[0], update_msg.ic_fw_msg.hw_info[1],
update_msg.ic_fw_msg.hw_info[2], update_msg.ic_fw_msg.hw_info[3]);
//step2:get firmware message
for(retry=0; retry<2; retry++) {
ret = gup_get_ic_msg(client, GUP_REG_FW_MSG, buf, 1);
if(FAIL == ret) {
GTP_ERROR("Read firmware message fail.");
return ret;
}
update_msg.force_update = buf[GTP_ADDR_LENGTH];
if((0xBE != update_msg.force_update)&&(!retry)) {
GTP_INFO("The check sum in ic is error.");
GTP_INFO("The IC will be updated by force.");
continue;
}
break;
}
GTP_DEBUG("IC force update flag:0x%x", update_msg.force_update);
//step3:get pid & vid
ret = gup_get_ic_msg(client, GUP_REG_PID_VID, buf, 6);
if(FAIL == ret) {
GTP_ERROR("Read product id & version id fail.");
return ret;
}
memset(update_msg.ic_fw_msg.pid, 0, sizeof(update_msg.ic_fw_msg.pid));
memcpy(update_msg.ic_fw_msg.pid, &buf[GTP_ADDR_LENGTH], 4);
GTP_DEBUG("IC Product id:%s", update_msg.ic_fw_msg.pid);
//GT9XX PID MAPPING
/*|-----FLASH-----RAM-----|
|------918------918-----|
|------968------968-----|
|------913------913-----|
|------913P-----913P----|
|------927------927-----|
|------927P-----927P----|
|------9110-----9110----|
|------9110P----9111----|*/
if(update_msg.ic_fw_msg.pid[0] != 0) {
if(!memcmp(update_msg.ic_fw_msg.pid, "9111", 4)) {
GTP_DEBUG("IC Mapping Product id:%s", update_msg.ic_fw_msg.pid);
memcpy(update_msg.ic_fw_msg.pid, "9110P", 5);
}
}
update_msg.ic_fw_msg.vid = buf[GTP_ADDR_LENGTH+4] + (buf[GTP_ADDR_LENGTH+5]<<8);
GTP_DEBUG("IC version id:%04x", update_msg.ic_fw_msg.vid);
return SUCCESS;
}
s32 gup_enter_update_mode(struct i2c_client *client)
{
s32 ret = -1;
s32 retry = 0;
u8 rd_buf[3];
//step1:RST output low last at least 2ms
ctp_wakeup(0, 0);
msleep(5);
//step2:select I2C slave addr,INT:0--0xBA;1--0x28.
gtp_set_int_value(client->addr == 0x14);
msleep(2);
//step3:RST output high reset guitar
ctp_wakeup(1, 0);
gtp_set_io_int();
//20121211 modify start
msleep(6);
while(retry++ < 200) {
//step4:Hold ss51 & dsp
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x0C);
if(ret <= 0) {
GTP_DEBUG("Hold ss51 & dsp I2C error,retry:%d", retry);
continue;
}
//step5:Confirm hold
ret = gup_get_ic_msg(client, _rRW_MISCTL__SWRST_B0_, rd_buf, 1);
if(ret <= 0) {
GTP_DEBUG("Hold ss51 & dsp I2C error,retry:%d", retry);
continue;
}
if(0x0C == rd_buf[GTP_ADDR_LENGTH]) {
GTP_DEBUG("Hold ss51 & dsp confirm SUCCESS");
break;
}
GTP_DEBUG("Hold ss51 & dsp confirm 0x4180 failed,value:%d", rd_buf[GTP_ADDR_LENGTH]);
}
if(retry >= 200) {
GTP_ERROR("Enter update Hold ss51 failed.");
return FAIL;
}
//step6:DSP_CK and DSP_ALU_CK PowerOn
ret = gup_set_ic_msg(client, 0x4010, 0x00);
//20121211 modify end
return ret;
}
void gup_leave_update_mode(void)
{
GTP_DEBUG("[leave_update_mode]reset chip.");
gtp_io_init(20);
gtp_set_io_int();
}
static u8 gup_enter_update_judge(st_fw_head *fw_head)
{
//Get the correct nvram data
//The correct conditions:
//1. the hardware info is the same
//2. the product id is the same
//3. the firmware version in update file is greater than the firmware version in ic
//or the check sum in ic is wrong
u16 u16_tmp;
u16_tmp = fw_head->vid;
fw_head->vid = (u16)(u16_tmp>>8) + (u16)(u16_tmp<<8);
GTP_DEBUG("FILE HARDWARE INFO:%02x%02x%02x%02x", fw_head->hw_info[0], fw_head->hw_info[1], fw_head->hw_info[2], fw_head->hw_info[3]);
GTP_DEBUG("FILE PID:%s", fw_head->pid);
GTP_DEBUG("FILE VID:%04x", fw_head->vid);
GTP_DEBUG("IC HARDWARE INFO:%02x%02x%02x%02x", update_msg.ic_fw_msg.hw_info[0], update_msg.ic_fw_msg.hw_info[1],
update_msg.ic_fw_msg.hw_info[2], update_msg.ic_fw_msg.hw_info[3]);
GTP_DEBUG("IC PID:%s", update_msg.ic_fw_msg.pid);
GTP_DEBUG("IC VID:%04x", update_msg.ic_fw_msg.vid);
//First two conditions
if ( !memcmp(fw_head->hw_info, update_msg.ic_fw_msg.hw_info,
sizeof(update_msg.ic_fw_msg.hw_info))) {
GTP_DEBUG("Get the same hardware info.");
if( update_msg.force_update != 0xBE ){
GTP_INFO("FW chksum error,need enter update.");
return SUCCESS;
}
if (fw_head->vid > update_msg.ic_fw_msg.vid) {
GTP_INFO("Need enter update.");
return SUCCESS;
}
if (( !memcmp(fw_head->pid, update_msg.ic_fw_msg.pid,
(strlen(fw_head->pid)<3?3:strlen(fw_head->pid))))||
(!memcmp(update_msg.ic_fw_msg.pid, "91XX", 4))||
(!memcmp(fw_head->pid, "91XX", 4))) {
if(!memcmp(fw_head->pid, "91XX", 4)) {
GTP_DEBUG("Force none same pid update mode.");
}else {
GTP_DEBUG("Get the same pid.");
}
#if 0
//The third condition
if (fw_head->vid > update_msg.ic_fw_msg.vid) {
GTP_INFO("Need enter update.");
return SUCCESS;
}
#endif
GTP_ERROR("Don't meet the third condition.");
}
}
return FAIL;
}
#if !GTP_HEADER_FW_UPDATE
static u8 ascii2hex(u8 a)
{
s8 value = 0;
if(a >= '0' && a <= '9') {
value = a - '0';
}else if(a >= 'A' && a <= 'F') {
value = a - 'A' + 0x0A;
}else if(a >= 'a' && a <= 'f') {
value = a - 'a' + 0x0A;
}else {
value = 0xff;
}
return value;
}
static s8 gup_update_config(struct i2c_client *client)
{
s32 file_len = 0;
s32 ret = 0;
s32 i = 0;
s32 file_cfg_len = 0;
s32 chip_cfg_len = 0;
s32 count = 0;
u8 *buf;
u8 *pre_buf;
u8 *file_config;
u8 checksum = 0;
u8 pid[8];
if(NULL == update_msg.cfg_file) {
GTP_ERROR("[update_cfg]No need to upgrade config!");
return FAIL;
}
file_len = update_msg.cfg_file->f_op->llseek(update_msg.cfg_file, 0, SEEK_END);
ret = gup_get_ic_msg(client, GUP_REG_PID_VID, pid, 6);
if(FAIL == ret){
GTP_ERROR("[update_cfg]Read product id & version id fail.");
return FAIL;
}
pid[5] = '\0';
GTP_DEBUG("update cfg get pid:%s", &pid[GTP_ADDR_LENGTH]);
chip_cfg_len = 186;
if(!memcmp(&pid[GTP_ADDR_LENGTH], "968", 3)) {
chip_cfg_len = 228;
}
GTP_DEBUG("[update_cfg]config file len:%d", file_len);
GTP_DEBUG("[update_cfg]need config len:%d",chip_cfg_len);
if((file_len+5) < chip_cfg_len*5) {
GTP_ERROR("Config length error");
return -1;
}
buf = (u8*)kzalloc(file_len, GFP_KERNEL);
pre_buf = (u8*)kzalloc(file_len, GFP_KERNEL);
file_config = (u8*)kzalloc(chip_cfg_len + GTP_ADDR_LENGTH, GFP_KERNEL);
update_msg.cfg_file->f_op->llseek(update_msg.cfg_file, 0, SEEK_SET);
GTP_DEBUG("[update_cfg]Read config from file.");
ret = update_msg.cfg_file->f_op->read(update_msg.cfg_file, (char*)pre_buf, file_len, &update_msg.cfg_file->f_pos);
if(ret<0){
GTP_ERROR("[update_cfg]Read config file failed.");
goto update_cfg_file_failed;
}
GTP_DEBUG("[update_cfg]Delete illgal charactor.");
for(i=0,count=0; i<file_len; i++) {
if (pre_buf[i] == ' ' || pre_buf[i] == '\r' || pre_buf[i] == '\n') {
continue;
}
buf[count++] = pre_buf[i];
}
GTP_DEBUG("[update_cfg]Ascii to hex.");
file_config[0] = GTP_REG_CONFIG_DATA >> 8;
file_config[1] = GTP_REG_CONFIG_DATA & 0xff;
for(i=0,file_cfg_len=GTP_ADDR_LENGTH; i<count; i+=5) {
if((buf[i]=='0') && ((buf[i+1]=='x') || (buf[i+1]=='X'))) {
u8 high,low;
high = ascii2hex(buf[i+2]);
low = ascii2hex(buf[i+3]);
if((high == 0xFF) || (low == 0xFF)) {
ret = 0;
GTP_ERROR("[update_cfg]Illegal config file.");
goto update_cfg_file_failed;
}
file_config[file_cfg_len++] = (high<<4) + low;
}else {
ret = 0;
GTP_ERROR("[update_cfg]Illegal config file.");
goto update_cfg_file_failed;
}
}
GTP_DEBUG("config:");
GTP_DEBUG_ARRAY(file_config, file_cfg_len);
//cal checksum
for(i=GTP_ADDR_LENGTH; i<chip_cfg_len; i++) {
checksum += file_config[i];
}
file_config[chip_cfg_len] = (~checksum) + 1;
i = 0;
while(i++ < 5) {
ret = gup_i2c_write(client, file_config, file_cfg_len);
if(ret > 0) {
GTP_INFO("[update_cfg]Send config SUCCESS.");
break;
}
GTP_ERROR("[update_cfg]Send config i2c error.");
}
update_cfg_file_failed:
kfree(pre_buf);
kfree(buf);
kfree(file_config);
return ret;
}
#endif
#if GTP_HEADER_FW_UPDATE
static u8 gup_check_fs_mounted(char *path_name)
{
struct path root_path;
struct path path;
int err;
err = kern_path("/", LOOKUP_FOLLOW, &root_path);
if (err) {
GTP_DEBUG("\"/\" NOT Mounted: %d", err);
return FAIL;
}
err = kern_path(path_name, LOOKUP_FOLLOW, &path);
if (err){
GTP_DEBUG("/data/ NOT Mounted: %d", err);
return FAIL;
}
return SUCCESS;
}
#endif
static u8 gup_check_update_file(struct i2c_client *client, st_fw_head* fw_head, u8* path)
{
s32 ret = 0;
s32 i = 0;
s32 fw_checksum = 0;
u8 buf[FW_HEAD_LENGTH];
if (path) {
update_msg.file = filp_open(path, O_RDONLY, 0644);
if (IS_ERR(update_msg.file)) {
GTP_ERROR("Open update file(%s) error!", path);
return FAIL;
}
}else {
#if GTP_HEADER_FW_UPDATE
for (i = 0; i < (GUP_SEARCH_FILE_TIMES); i++) {
GTP_DEBUG("Waiting for /data/ mounted [%d]", i);
if (gup_check_fs_mounted("/data") == SUCCESS) {
GTP_DEBUG("/data/ Mounted!");
break;
}
msleep(3000);
}
if (i >= (GUP_SEARCH_FILE_TIMES)) {
GTP_ERROR("Wait for /data/ mounting timeout!");
return FAIL;
}
update_msg.file = filp_open(UPDATE_FILE_PATH_2, O_CREAT | O_RDWR, 0666);
if ((IS_ERR(update_msg.file))) {
GTP_ERROR("Failed to Create fw file for fw_header!");
return FAIL;
}
update_msg.file->f_op->llseek(update_msg.file, 0, SEEK_SET);
update_msg.file->f_op->write(update_msg.file, (char *)header_fw_array, sizeof(header_fw_array), &update_msg.file->f_pos);
filp_close(update_msg.file, NULL);
update_msg.file = filp_open(UPDATE_FILE_PATH_2, O_RDWR , 0444);
#else
u8 fp_len = max(sizeof(UPDATE_FILE_PATH_1), sizeof(UPDATE_FILE_PATH_2));
u8 cfp_len = max(sizeof(CONFIG_FILE_PATH_1), sizeof(CONFIG_FILE_PATH_2));
u8 *search_update_path = (u8*)kzalloc(fp_len, GFP_KERNEL);
u8 *search_cfg_path = (u8*)kzalloc(cfp_len, GFP_KERNEL);
//Begin to search update file,the config file & firmware file must be in the same path,single or double.
for (i = 0; i < GUP_SEARCH_FILE_TIMES; i++) {
if(i%2) {
memcpy(search_update_path, UPDATE_FILE_PATH_1, sizeof(UPDATE_FILE_PATH_1));
memcpy(search_cfg_path, CONFIG_FILE_PATH_1, sizeof(CONFIG_FILE_PATH_1));
}else {
memcpy(search_update_path, UPDATE_FILE_PATH_2, sizeof(UPDATE_FILE_PATH_2));
memcpy(search_cfg_path, CONFIG_FILE_PATH_2, sizeof(CONFIG_FILE_PATH_2));
}
if(!(got_file_flag&0x0F)) {
update_msg.file = filp_open(search_update_path, O_RDWR, 0444);
if(!IS_ERR(update_msg.file)) {
GTP_DEBUG("Find the bin file");
got_file_flag |= 0x0F;
}
}
if(!(got_file_flag&0xF0)) {
update_msg.cfg_file = filp_open(search_cfg_path, O_RDWR, 0444);
if(!IS_ERR(update_msg.cfg_file)) {
GTP_DEBUG("Find the cfg file");
got_file_flag |= 0xF0;
}
}
if(got_file_flag) {
if(got_file_flag == 0xFF) {
break;
}else {
i += 4;
}
}
GTP_DEBUG("%3d:Searching %s %s file...", i, (got_file_flag&0x0F)?"":"bin", (got_file_flag&0xF0)?"":"cfg");
msleep(3000);
}
kfree(search_update_path);
kfree(search_cfg_path);
if(!got_file_flag) {
GTP_ERROR("Can't find update file.");
goto load_failed;
}
if(got_file_flag&0xF0) {
GTP_DEBUG("Got the update config file.");
ret = gup_update_config(client);
if(ret <= 0) {
GTP_ERROR("Update config failed.");
}
filp_close(update_msg.cfg_file, NULL);
msleep(500); //waiting config to be stored in FLASH.
}
if(got_file_flag&0x0F) {
GTP_DEBUG("Got the update firmware file.");
}else {
GTP_ERROR("No need to upgrade firmware.");
goto load_failed;
}
#endif
}
update_msg.old_fs = get_fs();
set_fs(KERNEL_DS);
update_msg.file->f_op->llseek(update_msg.file, 0, SEEK_SET);
//update_msg.file->f_pos = 0;
ret = update_msg.file->f_op->read(update_msg.file, (char*)buf, FW_HEAD_LENGTH, &update_msg.file->f_pos);
if (ret < 0){
GTP_ERROR("Read firmware head in update file error.");
goto load_failed;
}
memcpy(fw_head, buf, FW_HEAD_LENGTH);
//check firmware legality
fw_checksum = 0;
for(i=0; i<FW_SECTION_LENGTH*4+FW_DSP_ISP_LENGTH+FW_DSP_LENGTH+FW_BOOT_LENGTH; i+=2) {
u16 temp;
ret = update_msg.file->f_op->read(update_msg.file, (char*)buf, 2, &update_msg.file->f_pos);
if (ret < 0) {
GTP_ERROR("Read firmware file error.");
goto load_failed;
}
//GTP_DEBUG("BUF[0]:%x", buf[0]);
temp = (buf[0]<<8) + buf[1];
fw_checksum += temp;
}
GTP_DEBUG("firmware checksum:%x", fw_checksum&0xFFFF);
if(fw_checksum&0xFFFF) {
GTP_ERROR("Illegal firmware file.");
goto load_failed;
}
return SUCCESS;
load_failed:
set_fs(update_msg.old_fs);
return FAIL;
}
#if 0
static u8 gup_check_update_header(struct i2c_client *client, st_fw_head* fw_head)
{
const u8* pos;
int i = 0;
u8 mask_num = 0;
s32 ret = 0;
pos = HEADER_UPDATE_DATA;
memcpy(fw_head, pos, FW_HEAD_LENGTH);
pos += FW_HEAD_LENGTH;
ret = gup_enter_update_judge(fw_head);
if(SUCCESS == ret) {
return SUCCESS;
}
return FAIL;
}
#endif
static u8 gup_burn_proc(struct i2c_client *client, u8 *burn_buf, u16 start_addr, u16 total_length)
{
s32 ret = 0;
u16 burn_addr = start_addr;
u16 frame_length = 0;
u16 burn_length = 0;
u8 wr_buf[PACK_SIZE + GTP_ADDR_LENGTH];
u8 rd_buf[PACK_SIZE + GTP_ADDR_LENGTH];
u8 retry = 0;
GTP_DEBUG("Begin burn %dk data to addr 0x%x", (total_length/1024), start_addr);
while(burn_length < total_length) {
GTP_DEBUG("B/T:%04d/%04d", burn_length, total_length);
frame_length = ((total_length - burn_length) > PACK_SIZE) ? PACK_SIZE : (total_length - burn_length);
wr_buf[0] = (u8)(burn_addr>>8);
rd_buf[0] = wr_buf[0];
wr_buf[1] = (u8)burn_addr;
rd_buf[1] = wr_buf[1];
memcpy(&wr_buf[GTP_ADDR_LENGTH], &burn_buf[burn_length], frame_length);
for(retry = 0; retry < MAX_FRAME_CHECK_TIME; retry++) {
ret = gup_i2c_write(client, wr_buf, GTP_ADDR_LENGTH + frame_length);
if(ret <= 0) {
GTP_ERROR("Write frame data i2c error.");
continue;
}
ret = gup_i2c_read(client, rd_buf, GTP_ADDR_LENGTH + frame_length);
if(ret <= 0) {
GTP_ERROR("Read back frame data i2c error.");
continue;
}
if(memcmp(&wr_buf[GTP_ADDR_LENGTH], &rd_buf[GTP_ADDR_LENGTH], frame_length)) {
GTP_ERROR("Check frame data fail,not equal.");
GTP_DEBUG("write array:");
GTP_DEBUG_ARRAY(&wr_buf[GTP_ADDR_LENGTH], frame_length);
GTP_DEBUG("read array:");
GTP_DEBUG_ARRAY(&rd_buf[GTP_ADDR_LENGTH], frame_length);
continue;
}else {
//GTP_DEBUG("Check frame data success.");
break;
}
}
if(retry >= MAX_FRAME_CHECK_TIME) {
GTP_ERROR("Burn frame data time out,exit.");
return FAIL;
}
burn_length += frame_length;
burn_addr += frame_length;
}
return SUCCESS;
}
static u8 gup_load_section_file(u8* buf, u16 offset, u16 length)
{
s32 ret = 0;
if(update_msg.file == NULL) {
GTP_ERROR("cannot find update file,load section file fail.");
return FAIL;
}
update_msg.file->f_pos = FW_HEAD_LENGTH + offset;
ret = update_msg.file->f_op->read(update_msg.file, (char*)buf, length, &update_msg.file->f_pos);
if(ret < 0) {
GTP_ERROR("Read update file fail.");
return FAIL;
}
return SUCCESS;
}
static u8 gup_recall_check(struct i2c_client *client, u8* chk_src, u16 start_rd_addr, u16 chk_length)
{
u8 rd_buf[PACK_SIZE + GTP_ADDR_LENGTH];
s32 ret = 0;
u16 recall_addr = start_rd_addr;
u16 recall_length = 0;
u16 frame_length = 0;
while(recall_length < chk_length) {
frame_length = ((chk_length - recall_length) > PACK_SIZE) ? PACK_SIZE : (chk_length - recall_length);
ret = gup_get_ic_msg(client, recall_addr, rd_buf, frame_length);
if(ret <= 0) {
GTP_ERROR("recall i2c error,exit");
return FAIL;
}
if(memcmp(&rd_buf[GTP_ADDR_LENGTH], &chk_src[recall_length], frame_length)) {
GTP_ERROR("Recall frame data fail,not equal.");
GTP_DEBUG("chk_src array:");
GTP_DEBUG_ARRAY(&chk_src[recall_length], frame_length);
GTP_DEBUG("recall array:");
GTP_DEBUG_ARRAY(&rd_buf[GTP_ADDR_LENGTH], frame_length);
return FAIL;
}
recall_length += frame_length;
recall_addr += frame_length;
}
GTP_DEBUG("Recall check %dk firmware success.", (chk_length/1024));
return SUCCESS;
}
static u8 gup_burn_fw_section(struct i2c_client *client, u8 *fw_section, u16 start_addr, u8 bank_cmd )
{
s32 ret = 0;
u8 rd_buf[5];
//step1:hold ss51 & dsp
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x0C);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]hold ss51 & dsp fail.");
return FAIL;
}
//step2:set scramble
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_OPT_B0_, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]set scramble fail.");
return FAIL;
}
//step3:select bank
ret = gup_set_ic_msg(client, _bRW_MISCTL__SRAM_BANK, (bank_cmd >> 4)&0x0F);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]select bank %d fail.", (bank_cmd >> 4)&0x0F);
return FAIL;
}
//step4:enable accessing code
ret = gup_set_ic_msg(client, _bRW_MISCTL__MEM_CD_EN, 0x01);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]enable accessing code fail.");
return FAIL;
}
//step5:burn 8k fw section
ret = gup_burn_proc(client, fw_section, start_addr, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_section]burn fw_section fail.");
return FAIL;
}
//step6:hold ss51 & release dsp
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x04);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]hold ss51 & release dsp fail.");
return FAIL;
}
//must delay
msleep(1);
//step7:send burn cmd to move data to flash from sram
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, bank_cmd&0x0f);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]send burn cmd fail.");
return FAIL;
}
GTP_DEBUG("[burn_fw_section]Wait for the burn is complete......");
do{
ret = gup_get_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, rd_buf, 1);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]Get burn state fail");
return FAIL;
}
msleep(10);
//GTP_DEBUG("[burn_fw_section]Get burn state:%d.", rd_buf[GTP_ADDR_LENGTH]);
}while(rd_buf[GTP_ADDR_LENGTH]);
//step8:select bank
ret = gup_set_ic_msg(client, _bRW_MISCTL__SRAM_BANK, (bank_cmd >> 4)&0x0F);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]select bank %d fail.", (bank_cmd >> 4)&0x0F);
return FAIL;
}
//step9:enable accessing code
ret = gup_set_ic_msg(client, _bRW_MISCTL__MEM_CD_EN, 0x01);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]enable accessing code fail.");
return FAIL;
}
//step10:recall 8k fw section
ret = gup_recall_check(client, fw_section, start_addr, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_section]recall check 8k firmware fail.");
return FAIL;
}
//step11:disable accessing code
ret = gup_set_ic_msg(client, _bRW_MISCTL__MEM_CD_EN, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_fw_section]disable accessing code fail.");
return FAIL;
}
return SUCCESS;
}
static u8 gup_burn_dsp_isp(struct i2c_client *client)
{
s32 ret = 0;
u8* fw_dsp_isp = NULL;
u8 retry = 0;
GTP_DEBUG("[burn_dsp_isp]Begin burn dsp isp---->>");
//step1:alloc memory
GTP_DEBUG("[burn_dsp_isp]step1:alloc memory");
while(retry++ < 5) {
fw_dsp_isp = (u8*)kzalloc(FW_DSP_ISP_LENGTH, GFP_KERNEL);
if(fw_dsp_isp == NULL) {
continue;
}else {
GTP_INFO("[burn_dsp_isp]Alloc %dk byte memory success.", (FW_DSP_ISP_LENGTH/1024));
break;
}
}
if(retry >= 5) {
GTP_ERROR("[burn_dsp_isp]Alloc memory fail,exit.");
return FAIL;
}
//step2:load dsp isp file data
GTP_DEBUG("[burn_dsp_isp]step2:load dsp isp file data");
ret = gup_load_section_file(fw_dsp_isp, (4*FW_SECTION_LENGTH+FW_DSP_LENGTH+FW_BOOT_LENGTH), FW_DSP_ISP_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_dsp_isp]load firmware dsp_isp fail.");
goto exit_burn_dsp_isp;
}
//step3:disable wdt,clear cache enable
GTP_DEBUG("[burn_dsp_isp]step3:disable wdt,clear cache enable");
ret = gup_set_ic_msg(client, _bRW_MISCTL__TMR0_EN, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]disable wdt fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
ret = gup_set_ic_msg(client, _bRW_MISCTL__CACHE_EN, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]clear cache enable fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step4:hold ss51 & dsp
GTP_DEBUG("[burn_dsp_isp]step4:hold ss51 & dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x0C);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]hold ss51 & dsp fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step5:set boot from sram
GTP_DEBUG("[burn_dsp_isp]step5:set boot from sram");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOTCTL_B0_, 0x02);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]set boot from sram fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step6:software reboot
GTP_DEBUG("[burn_dsp_isp]step6:software reboot");
ret = gup_set_ic_msg(client, _bWO_MISCTL__CPU_SWRST_PULSE, 0x01);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]software reboot fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step7:select bank2
GTP_DEBUG("[burn_dsp_isp]step7:select bank2");
ret = gup_set_ic_msg(client, _bRW_MISCTL__SRAM_BANK, 0x02);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]select bank2 fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step8:enable accessing code
GTP_DEBUG("[burn_dsp_isp]step8:enable accessing code");
ret = gup_set_ic_msg(client, _bRW_MISCTL__MEM_CD_EN, 0x01);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]enable accessing code fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
//step9:burn 4k dsp_isp
GTP_DEBUG("[burn_dsp_isp]step9:burn 4k dsp_isp");
ret = gup_burn_proc(client, fw_dsp_isp, 0xC000, FW_DSP_ISP_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_dsp_isp]burn dsp_isp fail.");
goto exit_burn_dsp_isp;
}
//step10:set scramble
GTP_DEBUG("[burn_dsp_isp]step10:set scramble");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_OPT_B0_, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_dsp_isp]set scramble fail.");
ret = FAIL;
goto exit_burn_dsp_isp;
}
ret = SUCCESS;
exit_burn_dsp_isp:
kfree(fw_dsp_isp);
return ret;
}
static u8 gup_burn_fw_ss51(struct i2c_client *client)
{
u8* fw_ss51 = NULL;
u8 retry = 0;
s32 ret = 0;
GTP_DEBUG("[burn_fw_ss51]Begin burn ss51 firmware---->>");
//step1:alloc memory
GTP_DEBUG("[burn_fw_ss51]step1:alloc memory");
while(retry++ < 5) {
fw_ss51 = (u8*)kzalloc(FW_SECTION_LENGTH, GFP_KERNEL);
if(fw_ss51 == NULL) {
continue;
}else {
GTP_INFO("[burn_fw_ss51]Alloc %dk byte memory success.", (FW_SECTION_LENGTH/1024));
break;
}
}
if(retry >= 5) {
GTP_ERROR("[burn_fw_ss51]Alloc memory fail,exit.");
return FAIL;
}
//step2:load ss51 firmware section 1 file data
GTP_DEBUG("[burn_fw_ss51]step2:load ss51 firmware section 1 file data");
ret = gup_load_section_file(fw_ss51, 0, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]load ss51 firmware section 1 fail.");
goto exit_burn_fw_ss51;
}
//step3:clear control flag
GTP_DEBUG("[burn_fw_ss51]step3:clear control flag");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_fw_ss51]clear control flag fail.");
ret = FAIL;
goto exit_burn_fw_ss51;
}
//step4:burn ss51 firmware section 1
GTP_DEBUG("[burn_fw_ss51]step4:burn ss51 firmware section 1");
ret = gup_burn_fw_section(client, fw_ss51, 0xC000, 0x01);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]burn ss51 firmware section 1 fail.");
goto exit_burn_fw_ss51;
}
//step5:load ss51 firmware section 2 file data
GTP_DEBUG("[burn_fw_ss51]step5:load ss51 firmware section 2 file data");
ret = gup_load_section_file(fw_ss51, FW_SECTION_LENGTH, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]load ss51 firmware section 2 fail.");
goto exit_burn_fw_ss51;
}
//step6:burn ss51 firmware section 2
GTP_DEBUG("[burn_fw_ss51]step6:burn ss51 firmware section 2");
ret = gup_burn_fw_section(client, fw_ss51, 0xE000, 0x02);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]burn ss51 firmware section 2 fail.");
goto exit_burn_fw_ss51;
}
//step7:load ss51 firmware section 3 file data
GTP_DEBUG("[burn_fw_ss51]step7:load ss51 firmware section 3 file data");
ret = gup_load_section_file(fw_ss51, 2*FW_SECTION_LENGTH, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]load ss51 firmware section 3 fail.");
goto exit_burn_fw_ss51;
}
//step8:burn ss51 firmware section 3
GTP_DEBUG("[burn_fw_ss51]step8:burn ss51 firmware section 3");
ret = gup_burn_fw_section(client, fw_ss51, 0xC000, 0x13);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]burn ss51 firmware section 3 fail.");
goto exit_burn_fw_ss51;
}
//step9:load ss51 firmware section 4 file data
GTP_DEBUG("[burn_fw_ss51]step9:load ss51 firmware section 4 file data");
ret = gup_load_section_file(fw_ss51, 3*FW_SECTION_LENGTH, FW_SECTION_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]load ss51 firmware section 4 fail.");
goto exit_burn_fw_ss51;
}
//step10:burn ss51 firmware section 4
GTP_DEBUG("[burn_fw_ss51]step10:burn ss51 firmware section 4");
ret = gup_burn_fw_section(client, fw_ss51, 0xE000, 0x14);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_ss51]burn ss51 firmware section 4 fail.");
goto exit_burn_fw_ss51;
}
ret = SUCCESS;
exit_burn_fw_ss51:
kfree(fw_ss51);
return ret;
}
static u8 gup_burn_fw_dsp(struct i2c_client *client)
{
s32 ret = 0;
u8* fw_dsp = NULL;
u8 retry = 0;
u8 rd_buf[5];
GTP_DEBUG("[burn_fw_dsp]Begin burn dsp firmware---->>");
//step1:alloc memory
GTP_DEBUG("[burn_fw_dsp]step1:alloc memory");
while(retry++ < 5) {
fw_dsp = (u8*)kzalloc(FW_DSP_LENGTH, GFP_KERNEL);
if(fw_dsp == NULL) {
continue;
}else {
GTP_INFO("[burn_fw_dsp]Alloc %dk byte memory success.", (FW_SECTION_LENGTH/1024));
break;
}
}
if(retry >= 5) {
GTP_ERROR("[burn_fw_dsp]Alloc memory fail,exit.");
return FAIL;
}
//step2:load firmware dsp
GTP_DEBUG("[burn_fw_dsp]step2:load firmware dsp");
ret = gup_load_section_file(fw_dsp, 4*FW_SECTION_LENGTH, FW_DSP_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_dsp]load firmware dsp fail.");
goto exit_burn_fw_dsp;
}
//step3:select bank3
GTP_DEBUG("[burn_fw_dsp]step3:select bank3");
ret = gup_set_ic_msg(client, _bRW_MISCTL__SRAM_BANK, 0x03);
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]select bank3 fail.");
ret = FAIL;
goto exit_burn_fw_dsp;
}
//step4:hold ss51 & dsp
GTP_DEBUG("[burn_fw_dsp]step4:hold ss51 & dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x0C);
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]hold ss51 & dsp fail.");
ret = FAIL;
goto exit_burn_fw_dsp;
}
//step5:set scramble
GTP_DEBUG("[burn_fw_dsp]step5:set scramble");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_OPT_B0_, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]set scramble fail.");
ret = FAIL;
goto exit_burn_fw_dsp;
}
//step6:release ss51 & dsp
GTP_DEBUG("[burn_fw_dsp]step6:release ss51 & dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x04); //20121211
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]release ss51 & dsp fail.");
ret = FAIL;
goto exit_burn_fw_dsp;
}
//must delay
msleep(1);
//step7:burn 4k dsp firmware
GTP_DEBUG("[burn_fw_dsp]step7:burn 4k dsp firmware");
ret = gup_burn_proc(client, fw_dsp, 0x9000, FW_DSP_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_dsp]burn fw_section fail.");
goto exit_burn_fw_dsp;
}
//step8:send burn cmd to move data to flash from sram
GTP_DEBUG("[burn_fw_dsp]step8:send burn cmd to move data to flash from sram");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, 0x05);
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]send burn cmd fail.");
goto exit_burn_fw_dsp;
}
GTP_DEBUG("[burn_fw_dsp]Wait for the burn is complete......");
do{
ret = gup_get_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, rd_buf, 1);
if(ret <= 0) {
GTP_ERROR("[burn_fw_dsp]Get burn state fail");
goto exit_burn_fw_dsp;
}
msleep(10);
//GTP_DEBUG("[burn_fw_dsp]Get burn state:%d.", rd_buf[GTP_ADDR_LENGTH]);
}while(rd_buf[GTP_ADDR_LENGTH]);
//step9:recall check 4k dsp firmware
GTP_DEBUG("[burn_fw_dsp]step9:recall check 4k dsp firmware");
ret = gup_recall_check(client, fw_dsp, 0x9000, FW_DSP_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_dsp]recall check 4k dsp firmware fail.");
goto exit_burn_fw_dsp;
}
ret = SUCCESS;
exit_burn_fw_dsp:
kfree(fw_dsp);
return ret;
}
static u8 gup_burn_fw_boot(struct i2c_client *client)
{
s32 ret = 0;
u8* fw_boot = NULL;
u8 retry = 0;
u8 rd_buf[5];
GTP_DEBUG("[burn_fw_boot]Begin burn bootloader firmware---->>");
//step1:Alloc memory
GTP_DEBUG("[burn_fw_boot]step1:Alloc memory");
while(retry++ < 5) {
fw_boot = (u8*)kzalloc(FW_BOOT_LENGTH, GFP_KERNEL);
if(fw_boot == NULL) {
continue;
}else {
GTP_INFO("[burn_fw_boot]Alloc %dk byte memory success.", (FW_BOOT_LENGTH/1024));
break;
}
}
if(retry >= 5) {
GTP_ERROR("[burn_fw_boot]Alloc memory fail,exit.");
return FAIL;
}
//step2:load firmware bootloader
GTP_DEBUG("[burn_fw_boot]step2:load firmware bootloader");
ret = gup_load_section_file(fw_boot, (4*FW_SECTION_LENGTH+FW_DSP_LENGTH), FW_BOOT_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_boot]load firmware dsp fail.");
goto exit_burn_fw_boot;
}
//step3:hold ss51 & dsp
GTP_DEBUG("[burn_fw_boot]step3:hold ss51 & dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x0C);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]hold ss51 & dsp fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
//step4:set scramble
GTP_DEBUG("[burn_fw_boot]step4:set scramble");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_OPT_B0_, 0x00);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]set scramble fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
//step5:release ss51 & dsp
GTP_DEBUG("[burn_fw_boot]step5:release ss51 & dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x04); //20121211
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]release ss51 & dsp fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
//must delay
msleep(1);
//step6:select bank3
GTP_DEBUG("[burn_fw_boot]step6:select bank3");
ret = gup_set_ic_msg(client, _bRW_MISCTL__SRAM_BANK, 0x03);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]select bank3 fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
//step7:burn 2k bootloader firmware
GTP_DEBUG("[burn_fw_boot]step7:burn 2k bootloader firmware");
ret = gup_burn_proc(client, fw_boot, 0x9000, FW_BOOT_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_boot]burn fw_section fail.");
goto exit_burn_fw_boot;
}
//step7:send burn cmd to move data to flash from sram
GTP_DEBUG("[burn_fw_boot]step7:send burn cmd to move data to flash from sram");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, 0x06);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]send burn cmd fail.");
goto exit_burn_fw_boot;
}
GTP_DEBUG("[burn_fw_boot]Wait for the burn is complete......");
do{
ret = gup_get_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, rd_buf, 1);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]Get burn state fail");
goto exit_burn_fw_boot;
}
msleep(10);
//GTP_DEBUG("[burn_fw_boot]Get burn state:%d.", rd_buf[GTP_ADDR_LENGTH]);
}while(rd_buf[GTP_ADDR_LENGTH]);
//step8:recall check 2k bootloader firmware
GTP_DEBUG("[burn_fw_boot]step8:recall check 2k bootloader firmware");
ret = gup_recall_check(client, fw_boot, 0x9000, FW_BOOT_LENGTH);
if(FAIL == ret) {
GTP_ERROR("[burn_fw_boot]recall check 4k dsp firmware fail.");
goto exit_burn_fw_boot;
}
//step9:enable download DSP code
GTP_DEBUG("[burn_fw_boot]step9:enable download DSP code ");
ret = gup_set_ic_msg(client, _rRW_MISCTL__BOOT_CTL_, 0x99);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]enable download DSP code fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
//step10:release ss51 & hold dsp
GTP_DEBUG("[burn_fw_boot]step10:release ss51 & hold dsp");
ret = gup_set_ic_msg(client, _rRW_MISCTL__SWRST_B0_, 0x08);
if(ret <= 0) {
GTP_ERROR("[burn_fw_boot]release ss51 & hold dsp fail.");
ret = FAIL;
goto exit_burn_fw_boot;
}
ret = SUCCESS;
exit_burn_fw_boot:
kfree(fw_boot);
return ret;
}
s32 gup_update_proc(void *dir)
{
s32 ret = 0;
u8 retry = 0;
st_fw_head fw_head;
struct goodix_ts_data *ts = NULL;
GTP_DEBUG("[update_proc]Begin update ......");
show_len = 1;
total_len = 100;
if(dir == NULL)
{
msleep(3000); //wait main thread to be completed
}
ts = i2c_get_clientdata(i2c_connect_client);
update_msg.file = NULL;
ret = gup_check_update_file(i2c_connect_client, &fw_head, (u8*)dir); //20121211
if(FAIL == ret) {
GTP_ERROR("[update_proc]check update file fail.");
goto update_fail;
}
ts->enter_update = 1; // Shield interrupt handler
gtp_irq_disable(ts);
gtp_io_init(20);
gtp_set_io_int();
ret = gup_get_ic_fw_msg(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]get ic message fail.");
goto update_fail;
}
ret = gup_enter_update_judge(&fw_head);
if(FAIL == ret) {
GTP_ERROR("[update_proc]Check *.bin file fail.");
goto update_fail;
}
ret = gup_enter_update_mode(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]enter update mode fail.");
goto update_fail;
}
while(retry++ < 5) {
show_len = 10;
total_len = 100;
ret = gup_burn_dsp_isp(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]burn dsp isp fail.");
continue;
}
show_len += 10;
ret = gup_burn_fw_ss51(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]burn ss51 firmware fail.");
continue;
}
show_len += 40;
ret = gup_burn_fw_dsp(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]burn dsp firmware fail.");
continue;
}
show_len += 20;
ret = gup_burn_fw_boot(i2c_connect_client);
if(FAIL == ret) {
GTP_ERROR("[update_proc]burn bootloader firmware fail.");
continue;
}
show_len += 10;
GTP_INFO("[update_proc]UPDATE SUCCESS.");
break;
}
if(retry >= 5) {
GTP_ERROR("[update_proc]retry timeout,UPDATE FAIL.");
goto update_fail;
}
GTP_DEBUG("[update_proc]leave update mode.");
gup_leave_update_mode();
msleep(100);
GTP_DEBUG("[update_proc]send config.");
//ret = gtp_send_cfg(i2c_connect_client);
// if(ret < 0) {
// GTP_ERROR("[update_proc]send config fail.");
// }
show_len = 100;
total_len = 100;
ts->enter_update = 0;
gtp_irq_enable(ts);
filp_close(update_msg.file, NULL);
return SUCCESS;
update_fail:
ts->enter_update = 0;
gtp_irq_enable(ts);
if(update_msg.file && !IS_ERR(update_msg.file)) {
filp_close(update_msg.file, NULL);
}
show_len = 200;
total_len = 100;
return FAIL;
}
#if GTP_AUTO_UPDATE
u8 gup_init_update_proc(struct goodix_ts_data *ts)
{
struct task_struct *thread = NULL;
GTP_INFO("Ready to run update thread.");
thread = kthread_run(gup_update_proc, (void*)NULL, "guitar_update");
if (IS_ERR(thread)) {
GTP_ERROR("Failed to create update thread.\n");
return -1;
}
return 0;
}
#endif