73 lines
2.2 KiB
Plaintext
73 lines
2.2 KiB
Plaintext
|
* Freescale Quad Serial Peripheral Interface(QuadSPI)
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : Should be "fsl,vf610-qspi", "fsl,imx6sx-qspi",
|
||
|
|
"fsl,imx7d-qspi", "fsl,imx6ul-qspi",
|
||
|
|
"fsl,ls1021a-qspi"
|
||
|
|
or
|
||
|
|
"fsl,ls2080a-qspi" followed by "fsl,ls1021a-qspi",
|
||
|
|
"fsl,ls1043a-qspi" followed by "fsl,ls1021a-qspi"
|
||
|
|
"fsl,ls2080a-qspi" followed by "fsl,ls1088a-qspi",
|
||
|
|
- reg : the first contains the register location and length,
|
||
|
|
the second contains the memory mapping address and length
|
||
|
|
- reg-names: Should contain the reg names "QuadSPI" and "QuadSPI-memory"
|
||
|
|
- interrupts : Should contain the interrupt for the device
|
||
|
|
- clocks : The clocks needed by the QuadSPI controller
|
||
|
|
- clock-names : the name of the clocks
|
||
|
|
|
||
|
|
Optional properties:
|
||
|
|
- fsl,qspi-has-second-chip: The controller has two buses, bus A and bus B.
|
||
|
|
Each bus can be connected with two NOR flashes.
|
||
|
|
Most of the time, each bus only has one NOR flash
|
||
|
|
connected, this is the default case.
|
||
|
|
But if there are two NOR flashes connected to the
|
||
|
|
bus, you should enable this property.
|
||
|
|
(Please check the board's schematic.)
|
||
|
|
- big-endian : That means the IP register is big endian
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
qspi0: quadspi@40044000 {
|
||
|
|
compatible = "fsl,vf610-qspi";
|
||
|
|
reg = <0x40044000 0x1000>, <0x20000000 0x10000000>;
|
||
|
|
reg-names = "QuadSPI", "QuadSPI-memory";
|
||
|
|
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&clks VF610_CLK_QSPI0_EN>,
|
||
|
|
<&clks VF610_CLK_QSPI0>;
|
||
|
|
clock-names = "qspi_en", "qspi";
|
||
|
|
|
||
|
|
flash0: s25fl128s@0 {
|
||
|
|
....
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
qspi1: quadspi@20c0000 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
reg = <0x0 0x20c0000 0x0 0x10000>,
|
||
|
|
<0x0 0x20000000 0x0 0x10000000>;
|
||
|
|
reg-names = "QuadSPI", "QuadSPI-memory";
|
||
|
|
interrupts = <0 25 0x4>; /* Level high type */
|
||
|
|
clocks = <&clockgen 4 3>, <&clockgen 4 3>;
|
||
|
|
clock-names = "qspi_en", "qspi";
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
qflash0: s25fs512s@0 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
spi-max-frequency = <20000000>;
|
||
|
|
reg = <0>;
|
||
|
|
spi-rx-bus-width = <4>;
|
||
|
|
spi-tx-bus-width = <4>;
|
||
|
|
};
|
||
|
|
|
||
|
|
qflash1: s25fs512s@1 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
spi-max-frequency = <20000000>;
|
||
|
|
reg = <1>;
|
||
|
|
spi-rx-bus-width = <4>;
|
||
|
|
spi-tx-bus-width = <4>;
|
||
|
|
};
|
||
|
|
};
|