mirror of https://github.com/F-Stack/f-stack.git
143 lines
2.8 KiB
C
143 lines
2.8 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
* Copyright(c) 2017 Cavium, Inc
|
|
*/
|
|
|
|
#include <string.h>
|
|
|
|
#include <rte_eal.h>
|
|
#include <rte_bus_pci.h>
|
|
|
|
#include "octeontx_pkivf.h"
|
|
|
|
int
|
|
octeontx_pki_port_open(int port)
|
|
{
|
|
struct octeontx_mbox_hdr hdr;
|
|
int res;
|
|
|
|
hdr.coproc = OCTEONTX_PKI_COPROC;
|
|
hdr.msg = MBOX_PKI_PORT_OPEN;
|
|
hdr.vfid = port;
|
|
|
|
res = octeontx_mbox_send(&hdr, NULL, 0, NULL, 0);
|
|
if (res < 0)
|
|
return -EACCES;
|
|
return res;
|
|
}
|
|
|
|
int
|
|
octeontx_pki_port_hash_config(int port, pki_hash_cfg_t *hash_cfg)
|
|
{
|
|
struct octeontx_mbox_hdr hdr;
|
|
int res;
|
|
|
|
mbox_pki_hash_cfg_t h_cfg = *(mbox_pki_hash_cfg_t *)hash_cfg;
|
|
int len = sizeof(mbox_pki_hash_cfg_t);
|
|
|
|
hdr.coproc = OCTEONTX_PKI_COPROC;
|
|
hdr.msg = MBOX_PKI_PORT_HASH_CONFIG;
|
|
hdr.vfid = port;
|
|
|
|
res = octeontx_mbox_send(&hdr, &h_cfg, len, NULL, 0);
|
|
if (res < 0)
|
|
return -EACCES;
|
|
|
|
return res;
|
|
}
|
|
|
|
int
|
|
octeontx_pki_port_pktbuf_config(int port, pki_pktbuf_cfg_t *buf_cfg)
|
|
{
|
|
struct octeontx_mbox_hdr hdr;
|
|
int res;
|
|
|
|
mbox_pki_pktbuf_cfg_t b_cfg = *(mbox_pki_pktbuf_cfg_t *)buf_cfg;
|
|
int len = sizeof(mbox_pki_pktbuf_cfg_t);
|
|
|
|
hdr.coproc = OCTEONTX_PKI_COPROC;
|
|
hdr.msg = MBOX_PKI_PORT_PKTBUF_CONFIG;
|
|
hdr.vfid = port;
|
|
|
|
res = octeontx_mbox_send(&hdr, &b_cfg, len, NULL, 0);
|
|
if (res < 0)
|
|
return -EACCES;
|
|
return res;
|
|
}
|
|
|
|
int
|
|
octeontx_pki_port_create_qos(int port, pki_qos_cfg_t *qos_cfg)
|
|
{
|
|
struct octeontx_mbox_hdr hdr;
|
|
int res;
|
|
|
|
mbox_pki_qos_cfg_t q_cfg = *(mbox_pki_qos_cfg_t *)qos_cfg;
|
|
int len = sizeof(mbox_pki_qos_cfg_t);
|
|
|
|
hdr.coproc = OCTEONTX_PKI_COPROC;
|
|
hdr.msg = MBOX_PKI_PORT_CREATE_QOS;
|
|
hdr.vfid = port;
|
|
|
|
res = octeontx_mbox_send(&hdr, &q_cfg, len, NULL, 0);
|
|
if (res < 0)
|
|
return -EACCES;
|
|
|
|
return res;
|
|
}
|
|
|
|
|
|
int
|
|
octeontx_pki_port_errchk_config(int port, pki_errchk_cfg_t *cfg)
|
|
{
|
|
struct octeontx_mbox_hdr hdr;
|
|
int res;
|
|
|
|
mbox_pki_errcheck_cfg_t e_cfg;
|
|
e_cfg = *((mbox_pki_errcheck_cfg_t *)(cfg));
|
|
int len = sizeof(mbox_pki_errcheck_cfg_t);
|
|
|
|
hdr.coproc = OCTEONTX_PKI_COPROC;
|
|
hdr.msg = MBOX_PKI_PORT_ERRCHK_CONFIG;
|
|
hdr.vfid = port;
|
|
|
|
res = octeontx_mbox_send(&hdr, &e_cfg, len, NULL, 0);
|
|
if (res < 0)
|
|
return -EACCES;
|
|
|
|
return res;
|
|
}
|
|
|
|
#define PCI_VENDOR_ID_CAVIUM 0x177D
|
|
#define PCI_DEVICE_ID_OCTEONTX_PKI_VF 0xA0DD
|
|
|
|
/* PKIVF pcie device */
|
|
static int
|
|
pkivf_probe(struct rte_pci_driver *pci_drv, struct rte_pci_device *pci_dev)
|
|
{
|
|
RTE_SET_USED(pci_drv);
|
|
RTE_SET_USED(pci_dev);
|
|
|
|
/* For secondary processes, the primary has done all the work */
|
|
if (rte_eal_process_type() != RTE_PROC_PRIMARY)
|
|
return 0;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct rte_pci_id pci_pkivf_map[] = {
|
|
{
|
|
RTE_PCI_DEVICE(PCI_VENDOR_ID_CAVIUM,
|
|
PCI_DEVICE_ID_OCTEONTX_PKI_VF)
|
|
},
|
|
{
|
|
.vendor_id = 0,
|
|
},
|
|
};
|
|
|
|
static struct rte_pci_driver pci_pkivf = {
|
|
.id_table = pci_pkivf_map,
|
|
.drv_flags = RTE_PCI_DRV_NEED_MAPPING,
|
|
.probe = pkivf_probe,
|
|
};
|
|
|
|
RTE_PMD_REGISTER_PCI(octeontx_pkivf, pci_pkivf);
|