f-stack/dpdk/drivers/net/mlx5/mlx5_rss.c

224 lines
5.4 KiB
C
Raw Normal View History

2019-06-25 11:12:58 +00:00
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2015 6WIND S.A.
* Copyright 2015 Mellanox Technologies, Ltd
2017-04-21 10:43:26 +00:00
*/
#include <stddef.h>
#include <stdint.h>
#include <errno.h>
#include <string.h>
#include <rte_malloc.h>
2022-09-06 04:00:10 +00:00
#include <ethdev_driver.h>
2017-04-21 10:43:26 +00:00
2021-02-05 08:48:47 +00:00
#include <mlx5_malloc.h>
#include "mlx5_defs.h"
2021-02-05 08:48:47 +00:00
#include "mlx5.h"
2017-04-21 10:43:26 +00:00
#include "mlx5_rxtx.h"
2022-09-06 04:00:10 +00:00
#include "mlx5_rx.h"
2017-04-21 10:43:26 +00:00
/**
* DPDK callback to update the RSS hash configuration.
*
* @param dev
* Pointer to Ethernet device structure.
* @param[in] rss_conf
* RSS configuration data.
*
* @return
2018-11-21 08:34:11 +00:00
* 0 on success, a negative errno value otherwise and rte_errno is set.
2017-04-21 10:43:26 +00:00
*/
int
mlx5_rss_hash_update(struct rte_eth_dev *dev,
struct rte_eth_rss_conf *rss_conf)
{
2019-06-26 10:17:41 +00:00
struct mlx5_priv *priv = dev->data->dev_private;
2018-11-21 08:34:11 +00:00
unsigned int i;
unsigned int idx;
2017-04-21 10:43:26 +00:00
if (rss_conf->rss_hf & MLX5_RSS_HF_MASK) {
2018-11-21 08:34:11 +00:00
rte_errno = EINVAL;
return -rte_errno;
}
if (rss_conf->rss_key && rss_conf->rss_key_len) {
2019-06-25 11:12:58 +00:00
if (rss_conf->rss_key_len != MLX5_RSS_HASH_KEY_LEN) {
2018-11-21 08:34:11 +00:00
DRV_LOG(ERR,
2019-06-25 11:12:58 +00:00
"port %u RSS key len must be %s Bytes long",
dev->data->port_id,
RTE_STR(MLX5_RSS_HASH_KEY_LEN));
2018-11-21 08:34:11 +00:00
rte_errno = EINVAL;
return -rte_errno;
}
2021-02-05 08:48:47 +00:00
priv->rss_conf.rss_key = mlx5_realloc(priv->rss_conf.rss_key,
MLX5_MEM_RTE,
rss_conf->rss_key_len,
0, SOCKET_ID_ANY);
if (!priv->rss_conf.rss_key) {
2018-11-21 08:34:11 +00:00
rte_errno = ENOMEM;
return -rte_errno;
}
memcpy(priv->rss_conf.rss_key, rss_conf->rss_key,
rss_conf->rss_key_len);
priv->rss_conf.rss_key_len = rss_conf->rss_key_len;
}
priv->rss_conf.rss_hf = rss_conf->rss_hf;
2018-11-21 08:34:11 +00:00
/* Enable the RSS hash in all Rx queues. */
for (i = 0, idx = 0; idx != priv->rxqs_n; ++i) {
2022-09-06 04:00:10 +00:00
struct mlx5_rxq_priv *rxq = mlx5_rxq_get(dev, i);
if (rxq == NULL || rxq->ctrl == NULL)
2018-11-21 08:34:11 +00:00
continue;
2022-09-06 04:00:10 +00:00
rxq->ctrl->rxq.rss_hash = !!rss_conf->rss_hf &&
!!(dev->data->dev_conf.rxmode.mq_mode & RTE_ETH_MQ_RX_RSS);
2018-11-21 08:34:11 +00:00
++idx;
}
return 0;
2017-04-21 10:43:26 +00:00
}
/**
* DPDK callback to get the RSS hash configuration.
*
* @param dev
* Pointer to Ethernet device structure.
* @param[in, out] rss_conf
* RSS configuration data.
*
* @return
2018-11-21 08:34:11 +00:00
* 0 on success, a negative errno value otherwise and rte_errno is set.
2017-04-21 10:43:26 +00:00
*/
int
mlx5_rss_hash_conf_get(struct rte_eth_dev *dev,
struct rte_eth_rss_conf *rss_conf)
{
2019-06-26 10:17:41 +00:00
struct mlx5_priv *priv = dev->data->dev_private;
2017-04-21 10:43:26 +00:00
2018-11-21 08:34:11 +00:00
if (!rss_conf) {
rte_errno = EINVAL;
return -rte_errno;
}
2017-04-21 10:43:26 +00:00
if (rss_conf->rss_key &&
(rss_conf->rss_key_len >= priv->rss_conf.rss_key_len)) {
memcpy(rss_conf->rss_key, priv->rss_conf.rss_key,
priv->rss_conf.rss_key_len);
}
rss_conf->rss_key_len = priv->rss_conf.rss_key_len;
rss_conf->rss_hf = priv->rss_conf.rss_hf;
2017-04-21 10:43:26 +00:00
return 0;
}
/**
* Allocate/reallocate RETA index table.
*
2018-11-21 08:34:11 +00:00
* @param dev
* Pointer to Ethernet device.
2017-04-21 10:43:26 +00:00
* @praram reta_size
* The size of the array to allocate.
*
* @return
2018-11-21 08:34:11 +00:00
* 0 on success, a negative errno value otherwise and rte_errno is set.
2017-04-21 10:43:26 +00:00
*/
int
2018-11-21 08:34:11 +00:00
mlx5_rss_reta_index_resize(struct rte_eth_dev *dev, unsigned int reta_size)
2017-04-21 10:43:26 +00:00
{
2019-06-26 10:17:41 +00:00
struct mlx5_priv *priv = dev->data->dev_private;
2017-04-21 10:43:26 +00:00
void *mem;
unsigned int old_size = priv->reta_idx_n;
if (priv->reta_idx_n == reta_size)
return 0;
2021-02-05 08:48:47 +00:00
mem = mlx5_realloc(priv->reta_idx, MLX5_MEM_RTE,
reta_size * sizeof((*priv->reta_idx)[0]), 0,
SOCKET_ID_ANY);
2018-11-21 08:34:11 +00:00
if (!mem) {
rte_errno = ENOMEM;
return -rte_errno;
}
2017-04-21 10:43:26 +00:00
priv->reta_idx = mem;
priv->reta_idx_n = reta_size;
if (old_size < reta_size)
memset(&(*priv->reta_idx)[old_size], 0,
(reta_size - old_size) *
sizeof((*priv->reta_idx)[0]));
return 0;
}
/**
2018-11-21 08:34:11 +00:00
* DPDK callback to get the RETA indirection table.
2017-04-21 10:43:26 +00:00
*
2018-11-21 08:34:11 +00:00
* @param dev
* Pointer to Ethernet device structure.
* @param reta_conf
* Pointer to RETA configuration structure array.
2017-04-21 10:43:26 +00:00
* @param reta_size
2018-11-21 08:34:11 +00:00
* Size of the RETA table.
2017-04-21 10:43:26 +00:00
*
* @return
2018-11-21 08:34:11 +00:00
* 0 on success, a negative errno value otherwise and rte_errno is set.
2017-04-21 10:43:26 +00:00
*/
2018-11-21 08:34:11 +00:00
int
mlx5_dev_rss_reta_query(struct rte_eth_dev *dev,
2017-04-21 10:43:26 +00:00
struct rte_eth_rss_reta_entry64 *reta_conf,
2018-11-21 08:34:11 +00:00
uint16_t reta_size)
2017-04-21 10:43:26 +00:00
{
2019-06-26 10:17:41 +00:00
struct mlx5_priv *priv = dev->data->dev_private;
2017-04-21 10:43:26 +00:00
unsigned int idx;
unsigned int i;
2018-11-21 08:34:11 +00:00
if (!reta_size || reta_size > priv->reta_idx_n) {
rte_errno = EINVAL;
return -rte_errno;
}
2017-04-21 10:43:26 +00:00
/* Fill each entry of the table even if its bit is not set. */
for (idx = 0, i = 0; (i != reta_size); ++i) {
2022-09-06 04:00:10 +00:00
idx = i / RTE_ETH_RETA_GROUP_SIZE;
reta_conf[idx].reta[i % RTE_ETH_RETA_GROUP_SIZE] =
2017-04-21 10:43:26 +00:00
(*priv->reta_idx)[i];
}
return 0;
}
/**
2018-11-21 08:34:11 +00:00
* DPDK callback to update the RETA indirection table.
2017-04-21 10:43:26 +00:00
*
2018-11-21 08:34:11 +00:00
* @param dev
* Pointer to Ethernet device structure.
* @param reta_conf
* Pointer to RETA configuration structure array.
2017-04-21 10:43:26 +00:00
* @param reta_size
2018-11-21 08:34:11 +00:00
* Size of the RETA table.
2017-04-21 10:43:26 +00:00
*
* @return
2018-11-21 08:34:11 +00:00
* 0 on success, a negative errno value otherwise and rte_errno is set.
2017-04-21 10:43:26 +00:00
*/
2018-11-21 08:34:11 +00:00
int
mlx5_dev_rss_reta_update(struct rte_eth_dev *dev,
2017-04-21 10:43:26 +00:00
struct rte_eth_rss_reta_entry64 *reta_conf,
2018-11-21 08:34:11 +00:00
uint16_t reta_size)
2017-04-21 10:43:26 +00:00
{
2018-11-21 08:34:11 +00:00
int ret;
2019-06-26 10:17:41 +00:00
struct mlx5_priv *priv = dev->data->dev_private;
2017-04-21 10:43:26 +00:00
unsigned int idx;
unsigned int i;
unsigned int pos;
2018-11-21 08:34:11 +00:00
if (!reta_size) {
rte_errno = EINVAL;
return -rte_errno;
}
ret = mlx5_rss_reta_index_resize(dev, reta_size);
2017-04-21 10:43:26 +00:00
if (ret)
return ret;
for (idx = 0, i = 0; (i != reta_size); ++i) {
2022-09-06 04:00:10 +00:00
idx = i / RTE_ETH_RETA_GROUP_SIZE;
pos = i % RTE_ETH_RETA_GROUP_SIZE;
2022-09-02 04:40:05 +00:00
if (((reta_conf[idx].mask >> pos) & 0x1) == 0)
2017-04-21 10:43:26 +00:00
continue;
2021-02-05 08:48:47 +00:00
MLX5_ASSERT(reta_conf[idx].reta[pos] < priv->rxqs_n);
2017-04-21 10:43:26 +00:00
(*priv->reta_idx)[i] = reta_conf[idx].reta[pos];
}
2021-01-28 17:08:59 +00:00
priv->skip_default_rss_reta = 1;
2022-09-02 04:40:05 +00:00
return mlx5_traffic_restart(dev);
2017-04-21 10:43:26 +00:00
}