f-stack/dpdk/config/x86/meson.build

60 lines
1.4 KiB
Meson
Raw Normal View History

2019-06-25 11:12:58 +00:00
# SPDX-License-Identifier: BSD-3-Clause
2021-02-05 08:48:47 +00:00
# Copyright(c) 2017-2020 Intel Corporation
2019-06-25 11:12:58 +00:00
2019-06-26 10:17:41 +00:00
# get binutils version for the workaround of Bug 97
2020-06-18 16:55:50 +00:00
if not is_windows
2021-02-05 08:48:47 +00:00
binutils_ok = run_command(binutils_avx512_check)
if binutils_ok.returncode() != 0 and cc.has_argument('-mno-avx512f')
2019-06-26 10:17:41 +00:00
machine_args += '-mno-avx512f'
2021-02-05 08:48:47 +00:00
warning('Binutils error with AVX512 assembly, disabling AVX512 support')
2019-06-26 10:17:41 +00:00
endif
endif
2019-06-25 11:12:58 +00:00
# we require SSE4.2 for DPDK
2019-06-26 10:17:41 +00:00
if cc.get_define('__SSE4_2__', args: machine_args) == ''
2020-06-18 16:55:50 +00:00
message('SSE 4.2 not enabled by default, explicitly enabling')
machine_args += '-msse4'
2019-06-25 11:12:58 +00:00
endif
base_flags = ['SSE', 'SSE2', 'SSE3','SSSE3', 'SSE4_1', 'SSE4_2']
foreach f:base_flags
compile_time_cpuflags += ['RTE_CPUFLAG_' + f]
endforeach
2021-02-05 08:48:47 +00:00
optional_flags = [
'AES',
'AVX',
'AVX2',
'AVX512BW',
'AVX512CD',
'AVX512DQ',
'AVX512F',
'AVX512VL',
'PCLMUL',
'RDRND',
'RDSEED',
'VPCLMULQDQ',
]
2020-06-18 16:55:50 +00:00
foreach f:optional_flags
if cc.get_define('__@0@__'.format(f), args: machine_args) == '1'
if f == 'PCLMUL' # special case flags with different defines
f = 'PCLMULQDQ'
elif f == 'RDRND'
f = 'RDRAND'
endif
compile_time_cpuflags += ['RTE_CPUFLAG_' + f]
endif
endforeach
2019-06-25 11:12:58 +00:00
dpdk_conf.set('RTE_ARCH_X86', 1)
2019-11-23 08:13:38 +00:00
if dpdk_conf.get('RTE_ARCH_64')
2019-06-25 11:12:58 +00:00
dpdk_conf.set('RTE_ARCH_X86_64', 1)
dpdk_conf.set('RTE_ARCH', 'x86_64')
else
dpdk_conf.set('RTE_ARCH_I686', 1)
dpdk_conf.set('RTE_ARCH', 'i686')
endif
dpdk_conf.set('RTE_CACHE_LINE_SIZE', 64)