f-stack/dpdk/drivers/crypto/octeontx/otx_cryptodev_ops.c

1045 lines
26 KiB
C
Raw Normal View History

2019-06-25 11:12:58 +00:00
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2018 Cavium, Inc
*/
#include <rte_alarm.h>
#include <rte_bus_pci.h>
#include <rte_cryptodev.h>
#include <rte_cryptodev_pmd.h>
2020-06-18 16:55:50 +00:00
#include <rte_errno.h>
2019-06-25 11:12:58 +00:00
#include <rte_malloc.h>
2020-06-18 16:55:50 +00:00
#include <rte_mempool.h>
2019-06-25 11:12:58 +00:00
#include "otx_cryptodev.h"
#include "otx_cryptodev_capabilities.h"
#include "otx_cryptodev_hw_access.h"
2020-06-18 16:55:50 +00:00
#include "otx_cryptodev_mbox.h"
2019-06-25 11:12:58 +00:00
#include "otx_cryptodev_ops.h"
2020-06-18 16:55:50 +00:00
#include "cpt_pmd_logs.h"
2021-02-05 08:48:47 +00:00
#include "cpt_pmd_ops_helper.h"
2020-06-18 16:55:50 +00:00
#include "cpt_ucode.h"
#include "cpt_ucode_asym.h"
2019-06-25 11:12:58 +00:00
2021-02-05 08:48:47 +00:00
static uint64_t otx_fpm_iova[CPT_EC_ID_PMAX];
2019-06-25 11:12:58 +00:00
/* Forward declarations */
static int
otx_cpt_que_pair_release(struct rte_cryptodev *dev, uint16_t que_pair_id);
/* Alarm routines */
static void
otx_cpt_alarm_cb(void *arg)
{
struct cpt_vf *cptvf = arg;
otx_cpt_poll_misc(cptvf);
rte_eal_alarm_set(CPT_INTR_POLL_INTERVAL_MS * 1000,
otx_cpt_alarm_cb, cptvf);
}
static int
otx_cpt_periodic_alarm_start(void *arg)
{
return rte_eal_alarm_set(CPT_INTR_POLL_INTERVAL_MS * 1000,
otx_cpt_alarm_cb, arg);
}
static int
otx_cpt_periodic_alarm_stop(void *arg)
{
return rte_eal_alarm_cancel(otx_cpt_alarm_cb, arg);
}
/* PMD ops */
static int
2021-02-05 08:48:47 +00:00
otx_cpt_dev_config(struct rte_cryptodev *dev,
2019-06-25 11:12:58 +00:00
struct rte_cryptodev_config *config __rte_unused)
{
2021-02-05 08:48:47 +00:00
int ret = 0;
2019-06-25 11:12:58 +00:00
CPT_PMD_INIT_FUNC_TRACE();
2021-02-05 08:48:47 +00:00
if (dev->feature_flags & RTE_CRYPTODEV_FF_ASYMMETRIC_CRYPTO)
/* Initialize shared FPM table */
ret = cpt_fpm_init(otx_fpm_iova);
return ret;
2019-06-25 11:12:58 +00:00
}
static int
otx_cpt_dev_start(struct rte_cryptodev *c_dev)
{
void *cptvf = c_dev->data->dev_private;
CPT_PMD_INIT_FUNC_TRACE();
return otx_cpt_start_device(cptvf);
}
static void
otx_cpt_dev_stop(struct rte_cryptodev *c_dev)
{
void *cptvf = c_dev->data->dev_private;
CPT_PMD_INIT_FUNC_TRACE();
2021-02-05 08:48:47 +00:00
if (c_dev->feature_flags & RTE_CRYPTODEV_FF_ASYMMETRIC_CRYPTO)
cpt_fpm_clear();
2019-06-25 11:12:58 +00:00
otx_cpt_stop_device(cptvf);
}
static int
otx_cpt_dev_close(struct rte_cryptodev *c_dev)
{
void *cptvf = c_dev->data->dev_private;
int i, ret;
CPT_PMD_INIT_FUNC_TRACE();
for (i = 0; i < c_dev->data->nb_queue_pairs; i++) {
ret = otx_cpt_que_pair_release(c_dev, i);
if (ret)
return ret;
}
otx_cpt_periodic_alarm_stop(cptvf);
otx_cpt_deinit_device(cptvf);
return 0;
}
static void
otx_cpt_dev_info_get(struct rte_cryptodev *dev, struct rte_cryptodev_info *info)
{
CPT_PMD_INIT_FUNC_TRACE();
if (info != NULL) {
info->max_nb_queue_pairs = CPT_NUM_QS_PER_VF;
info->feature_flags = dev->feature_flags;
2020-06-18 16:55:50 +00:00
info->capabilities = otx_get_capabilities(info->feature_flags);
2019-06-25 11:12:58 +00:00
info->sym.max_nb_sessions = 0;
info->driver_id = otx_cryptodev_driver_id;
info->min_mbuf_headroom_req = OTX_CPT_MIN_HEADROOM_REQ;
info->min_mbuf_tailroom_req = OTX_CPT_MIN_TAILROOM_REQ;
}
}
static int
otx_cpt_que_pair_setup(struct rte_cryptodev *dev,
uint16_t que_pair_id,
const struct rte_cryptodev_qp_conf *qp_conf,
2020-06-18 16:55:50 +00:00
int socket_id __rte_unused)
2019-06-25 11:12:58 +00:00
{
struct cpt_instance *instance = NULL;
struct rte_pci_device *pci_dev;
int ret = -1;
CPT_PMD_INIT_FUNC_TRACE();
if (dev->data->queue_pairs[que_pair_id] != NULL) {
ret = otx_cpt_que_pair_release(dev, que_pair_id);
if (ret)
return ret;
}
if (qp_conf->nb_descriptors > DEFAULT_CMD_QLEN) {
CPT_LOG_INFO("Number of descriptors too big %d, using default "
"queue length of %d", qp_conf->nb_descriptors,
DEFAULT_CMD_QLEN);
}
pci_dev = RTE_DEV_TO_PCI(dev->device);
if (pci_dev->mem_resource[0].addr == NULL) {
CPT_LOG_ERR("PCI mem address null");
return -EIO;
}
2020-06-18 16:55:50 +00:00
ret = otx_cpt_get_resource(dev, 0, &instance, que_pair_id);
2019-06-25 11:12:58 +00:00
if (ret != 0 || instance == NULL) {
CPT_LOG_ERR("Error getting instance handle from device %s : "
"ret = %d", dev->data->name, ret);
return ret;
}
instance->queue_id = que_pair_id;
2020-06-18 16:55:50 +00:00
instance->sess_mp = qp_conf->mp_session;
instance->sess_mp_priv = qp_conf->mp_session_private;
2019-06-25 11:12:58 +00:00
dev->data->queue_pairs[que_pair_id] = instance;
return 0;
}
static int
otx_cpt_que_pair_release(struct rte_cryptodev *dev, uint16_t que_pair_id)
{
struct cpt_instance *instance = dev->data->queue_pairs[que_pair_id];
int ret;
CPT_PMD_INIT_FUNC_TRACE();
ret = otx_cpt_put_resource(instance);
if (ret != 0) {
CPT_LOG_ERR("Error putting instance handle of device %s : "
"ret = %d", dev->data->name, ret);
return ret;
}
dev->data->queue_pairs[que_pair_id] = NULL;
return 0;
}
static unsigned int
otx_cpt_get_session_size(struct rte_cryptodev *dev __rte_unused)
{
return cpt_get_session_size();
}
2021-02-05 08:48:47 +00:00
static int
sym_xform_verify(struct rte_crypto_sym_xform *xform)
2019-06-25 11:12:58 +00:00
{
2021-02-05 08:48:47 +00:00
if (xform->next) {
if (xform->type == RTE_CRYPTO_SYM_XFORM_AUTH &&
xform->next->type == RTE_CRYPTO_SYM_XFORM_CIPHER &&
xform->next->cipher.op == RTE_CRYPTO_CIPHER_OP_ENCRYPT)
return -ENOTSUP;
if (xform->type == RTE_CRYPTO_SYM_XFORM_CIPHER &&
xform->cipher.op == RTE_CRYPTO_CIPHER_OP_DECRYPT &&
xform->next->type == RTE_CRYPTO_SYM_XFORM_AUTH)
return -ENOTSUP;
if (xform->type == RTE_CRYPTO_SYM_XFORM_CIPHER &&
xform->cipher.algo == RTE_CRYPTO_CIPHER_3DES_CBC &&
xform->next->type == RTE_CRYPTO_SYM_XFORM_AUTH &&
xform->next->auth.algo == RTE_CRYPTO_AUTH_SHA1)
return -ENOTSUP;
if (xform->type == RTE_CRYPTO_SYM_XFORM_AUTH &&
xform->auth.algo == RTE_CRYPTO_AUTH_SHA1 &&
xform->next->type == RTE_CRYPTO_SYM_XFORM_CIPHER &&
xform->next->cipher.algo == RTE_CRYPTO_CIPHER_3DES_CBC)
return -ENOTSUP;
2019-06-25 11:12:58 +00:00
2021-02-05 08:48:47 +00:00
} else {
if (xform->type == RTE_CRYPTO_SYM_XFORM_AUTH &&
xform->auth.algo == RTE_CRYPTO_AUTH_NULL &&
xform->auth.op == RTE_CRYPTO_AUTH_OP_VERIFY)
return -ENOTSUP;
}
return 0;
2019-06-25 11:12:58 +00:00
}
static int
2021-02-05 08:48:47 +00:00
sym_session_configure(int driver_id, struct rte_crypto_sym_xform *xform,
struct rte_cryptodev_sym_session *sess,
struct rte_mempool *pool)
2019-06-25 11:12:58 +00:00
{
2021-02-05 08:48:47 +00:00
struct rte_crypto_sym_xform *temp_xform = xform;
struct cpt_sess_misc *misc;
vq_cmd_word3_t vq_cmd_w3;
void *priv;
int ret;
2019-06-25 11:12:58 +00:00
2021-02-05 08:48:47 +00:00
ret = sym_xform_verify(xform);
if (unlikely(ret))
return ret;
2019-06-25 11:12:58 +00:00
2021-02-05 08:48:47 +00:00
if (unlikely(rte_mempool_get(pool, &priv))) {
CPT_LOG_ERR("Could not allocate session private data");
2019-06-25 11:12:58 +00:00
return -ENOMEM;
}
2021-02-05 08:48:47 +00:00
memset(priv, 0, sizeof(struct cpt_sess_misc) +
offsetof(struct cpt_ctx, mc_ctx));
misc = priv;
for ( ; xform != NULL; xform = xform->next) {
switch (xform->type) {
2019-06-25 11:12:58 +00:00
case RTE_CRYPTO_SYM_XFORM_AEAD:
2021-02-05 08:48:47 +00:00
ret = fill_sess_aead(xform, misc);
2019-06-25 11:12:58 +00:00
break;
case RTE_CRYPTO_SYM_XFORM_CIPHER:
2021-02-05 08:48:47 +00:00
ret = fill_sess_cipher(xform, misc);
2019-06-25 11:12:58 +00:00
break;
case RTE_CRYPTO_SYM_XFORM_AUTH:
2021-02-05 08:48:47 +00:00
if (xform->auth.algo == RTE_CRYPTO_AUTH_AES_GMAC)
ret = fill_sess_gmac(xform, misc);
else
ret = fill_sess_auth(xform, misc);
2019-06-25 11:12:58 +00:00
break;
default:
2021-02-05 08:48:47 +00:00
ret = -1;
2019-06-25 11:12:58 +00:00
}
2021-02-05 08:48:47 +00:00
if (ret)
goto priv_put;
2019-06-25 11:12:58 +00:00
}
2021-02-05 08:48:47 +00:00
if ((GET_SESS_FC_TYPE(misc) == HASH_HMAC) &&
cpt_mac_len_verify(&temp_xform->auth)) {
CPT_LOG_ERR("MAC length is not supported");
ret = -ENOTSUP;
goto priv_put;
}
set_sym_session_private_data(sess, driver_id, priv);
misc->ctx_dma_addr = rte_mempool_virt2iova(misc) +
sizeof(struct cpt_sess_misc);
vq_cmd_w3.u64 = 0;
vq_cmd_w3.s.grp = 0;
vq_cmd_w3.s.cptr = misc->ctx_dma_addr + offsetof(struct cpt_ctx,
mc_ctx);
misc->cpt_inst_w7 = vq_cmd_w3.u64;
2019-06-25 11:12:58 +00:00
return 0;
2021-02-05 08:48:47 +00:00
priv_put:
if (priv)
rte_mempool_put(pool, priv);
return -ENOTSUP;
}
static void
sym_session_clear(int driver_id, struct rte_cryptodev_sym_session *sess)
{
void *priv = get_sym_session_private_data(sess, driver_id);
struct rte_mempool *pool;
if (priv == NULL)
return;
memset(priv, 0, cpt_get_session_size());
pool = rte_mempool_from_obj(priv);
set_sym_session_private_data(sess, driver_id, NULL);
rte_mempool_put(pool, priv);
2019-06-25 11:12:58 +00:00
}
2021-02-05 08:48:47 +00:00
static int
otx_cpt_session_cfg(struct rte_cryptodev *dev,
struct rte_crypto_sym_xform *xform,
struct rte_cryptodev_sym_session *sess,
struct rte_mempool *pool)
{
CPT_PMD_INIT_FUNC_TRACE();
return sym_session_configure(dev->driver_id, xform, sess, pool);
}
2019-06-25 11:12:58 +00:00
static void
otx_cpt_session_clear(struct rte_cryptodev *dev,
struct rte_cryptodev_sym_session *sess)
{
CPT_PMD_INIT_FUNC_TRACE();
2021-02-05 08:48:47 +00:00
return sym_session_clear(dev->driver_id, sess);
2019-06-25 11:12:58 +00:00
}
2020-06-18 16:55:50 +00:00
static unsigned int
otx_cpt_asym_session_size_get(struct rte_cryptodev *dev __rte_unused)
{
return sizeof(struct cpt_asym_sess_misc);
}
static int
otx_cpt_asym_session_cfg(struct rte_cryptodev *dev,
struct rte_crypto_asym_xform *xform __rte_unused,
struct rte_cryptodev_asym_session *sess,
struct rte_mempool *pool)
{
struct cpt_asym_sess_misc *priv;
int ret;
CPT_PMD_INIT_FUNC_TRACE();
if (rte_mempool_get(pool, (void **)&priv)) {
CPT_LOG_ERR("Could not allocate session private data");
return -ENOMEM;
}
memset(priv, 0, sizeof(struct cpt_asym_sess_misc));
ret = cpt_fill_asym_session_parameters(priv, xform);
if (ret) {
CPT_LOG_ERR("Could not configure session parameters");
/* Return session to mempool */
rte_mempool_put(pool, priv);
return ret;
}
2021-02-05 08:48:47 +00:00
priv->cpt_inst_w7 = 0;
2020-06-18 16:55:50 +00:00
set_asym_session_private_data(sess, dev->driver_id, priv);
return 0;
}
static void
otx_cpt_asym_session_clear(struct rte_cryptodev *dev,
struct rte_cryptodev_asym_session *sess)
{
struct cpt_asym_sess_misc *priv;
struct rte_mempool *sess_mp;
CPT_PMD_INIT_FUNC_TRACE();
priv = get_asym_session_private_data(sess, dev->driver_id);
if (priv == NULL)
return;
/* Free resources allocated during session configure */
cpt_free_asym_session_parameters(priv);
memset(priv, 0, otx_cpt_asym_session_size_get(dev));
sess_mp = rte_mempool_from_obj(priv);
set_asym_session_private_data(sess, dev->driver_id, NULL);
rte_mempool_put(sess_mp, priv);
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline int32_t __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_request_enqueue(struct cpt_instance *instance,
struct pending_queue *pqueue,
2021-02-05 08:48:47 +00:00
void *req, uint64_t cpt_inst_w7)
2020-06-18 16:55:50 +00:00
{
struct cpt_request_info *user_req = (struct cpt_request_info *)req;
if (unlikely(pqueue->pending_count >= DEFAULT_CMD_QLEN))
return -EAGAIN;
2021-02-05 08:48:47 +00:00
fill_cpt_inst(instance, req, cpt_inst_w7);
2020-06-18 16:55:50 +00:00
CPT_LOG_DP_DEBUG("req: %p op: %p ", req, user_req->op);
/* Fill time_out cycles */
user_req->time_out = rte_get_timer_cycles() +
DEFAULT_COMMAND_TIMEOUT * rte_get_timer_hz();
user_req->extra_time = 0;
/* Default mode of software queue */
mark_cpt_inst(instance);
2021-02-05 08:48:47 +00:00
pqueue->req_queue[pqueue->enq_tail] = (uintptr_t)user_req;
2020-06-18 16:55:50 +00:00
/* We will use soft queue length here to limit requests */
MOD_INC(pqueue->enq_tail, DEFAULT_CMD_QLEN);
pqueue->pending_count += 1;
CPT_LOG_DP_DEBUG("Submitted NB cmd with request: %p "
"op: %p", user_req, user_req->op);
return 0;
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline int __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_enq_single_asym(struct cpt_instance *instance,
struct rte_crypto_op *op,
struct pending_queue *pqueue)
{
struct cpt_qp_meta_info *minfo = &instance->meta_info;
struct rte_crypto_asym_op *asym_op = op->asym;
struct asym_op_params params = {0};
struct cpt_asym_sess_misc *sess;
uintptr_t *cop;
void *mdata;
int ret;
if (unlikely(rte_mempool_get(minfo->pool, &mdata) < 0)) {
CPT_LOG_DP_ERR("Could not allocate meta buffer for request");
return -ENOMEM;
}
sess = get_asym_session_private_data(asym_op->session,
otx_cryptodev_driver_id);
/* Store phys_addr of the mdata to meta_buf */
params.meta_buf = rte_mempool_virt2iova(mdata);
cop = mdata;
cop[0] = (uintptr_t)mdata;
cop[1] = (uintptr_t)op;
cop[2] = cop[3] = 0ULL;
params.req = RTE_PTR_ADD(cop, 4 * sizeof(uintptr_t));
params.req->op = cop;
/* Adjust meta_buf by crypto_op data and request_info struct */
params.meta_buf += (4 * sizeof(uintptr_t)) +
sizeof(struct cpt_request_info);
switch (sess->xfrm_type) {
case RTE_CRYPTO_ASYM_XFORM_MODEX:
ret = cpt_modex_prep(&params, &sess->mod_ctx);
if (unlikely(ret))
goto req_fail;
break;
case RTE_CRYPTO_ASYM_XFORM_RSA:
ret = cpt_enqueue_rsa_op(op, &params, sess);
if (unlikely(ret))
goto req_fail;
break;
2021-02-05 08:48:47 +00:00
case RTE_CRYPTO_ASYM_XFORM_ECDSA:
ret = cpt_enqueue_ecdsa_op(op, &params, sess, otx_fpm_iova);
if (unlikely(ret))
goto req_fail;
break;
case RTE_CRYPTO_ASYM_XFORM_ECPM:
ret = cpt_ecpm_prep(&asym_op->ecpm, &params,
sess->ec_ctx.curveid);
if (unlikely(ret))
goto req_fail;
break;
2020-06-18 16:55:50 +00:00
default:
op->status = RTE_CRYPTO_OP_STATUS_INVALID_ARGS;
ret = -EINVAL;
goto req_fail;
}
2021-02-05 08:48:47 +00:00
ret = otx_cpt_request_enqueue(instance, pqueue, params.req,
sess->cpt_inst_w7);
2020-06-18 16:55:50 +00:00
if (unlikely(ret)) {
CPT_LOG_DP_ERR("Could not enqueue crypto req");
goto req_fail;
}
return 0;
req_fail:
free_op_meta(mdata, minfo->pool);
return ret;
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline int __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_enq_single_sym(struct cpt_instance *instance,
struct rte_crypto_op *op,
struct pending_queue *pqueue)
{
struct cpt_sess_misc *sess;
struct rte_crypto_sym_op *sym_op = op->sym;
2021-02-05 08:48:47 +00:00
struct cpt_request_info *prep_req;
void *mdata = NULL;
2020-06-18 16:55:50 +00:00
int ret = 0;
uint64_t cpt_op;
sess = (struct cpt_sess_misc *)
get_sym_session_private_data(sym_op->session,
otx_cryptodev_driver_id);
cpt_op = sess->cpt_op;
if (likely(cpt_op & CPT_OP_CIPHER_MASK))
ret = fill_fc_params(op, sess, &instance->meta_info, &mdata,
2021-02-05 08:48:47 +00:00
(void **)&prep_req);
2020-06-18 16:55:50 +00:00
else
ret = fill_digest_params(op, sess, &instance->meta_info,
2021-02-05 08:48:47 +00:00
&mdata, (void **)&prep_req);
2020-06-18 16:55:50 +00:00
if (unlikely(ret)) {
2022-09-02 04:40:05 +00:00
CPT_LOG_DP_ERR("prep crypto req : op %p, cpt_op 0x%x "
2020-06-18 16:55:50 +00:00
"ret 0x%x", op, (unsigned int)cpt_op, ret);
return ret;
}
/* Enqueue prepared instruction to h/w */
2021-02-05 08:48:47 +00:00
ret = otx_cpt_request_enqueue(instance, pqueue, prep_req,
sess->cpt_inst_w7);
2020-06-18 16:55:50 +00:00
if (unlikely(ret)) {
/* Buffer allocated for request preparation need to be freed */
free_op_meta(mdata, instance->meta_info.pool);
return ret;
}
return 0;
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline int __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_enq_single_sym_sessless(struct cpt_instance *instance,
struct rte_crypto_op *op,
2021-02-05 08:48:47 +00:00
struct pending_queue *pend_q)
2020-06-18 16:55:50 +00:00
{
2021-02-05 08:48:47 +00:00
const int driver_id = otx_cryptodev_driver_id;
2020-06-18 16:55:50 +00:00
struct rte_crypto_sym_op *sym_op = op->sym;
2021-02-05 08:48:47 +00:00
struct rte_cryptodev_sym_session *sess;
2020-06-18 16:55:50 +00:00
int ret;
2021-02-05 08:48:47 +00:00
/* Create temporary session */
2022-09-02 04:40:05 +00:00
sess = rte_cryptodev_sym_session_create(instance->sess_mp);
if (sess == NULL)
2021-02-05 08:48:47 +00:00
return -ENOMEM;
2020-06-18 16:55:50 +00:00
2021-02-05 08:48:47 +00:00
ret = sym_session_configure(driver_id, sym_op->xform, sess,
instance->sess_mp_priv);
if (ret)
goto sess_put;
2020-06-18 16:55:50 +00:00
2021-02-05 08:48:47 +00:00
sym_op->session = sess;
2020-06-18 16:55:50 +00:00
2021-02-05 08:48:47 +00:00
ret = otx_cpt_enq_single_sym(instance, op, pend_q);
2020-06-18 16:55:50 +00:00
if (unlikely(ret))
2021-02-05 08:48:47 +00:00
goto priv_put;
2020-06-18 16:55:50 +00:00
return 0;
2021-02-05 08:48:47 +00:00
priv_put:
sym_session_clear(driver_id, sess);
sess_put:
rte_mempool_put(instance->sess_mp, sess);
2020-06-18 16:55:50 +00:00
return ret;
}
#define OP_TYPE_SYM 0
#define OP_TYPE_ASYM 1
2021-02-05 08:48:47 +00:00
static __rte_always_inline int __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_enq_single(struct cpt_instance *inst,
struct rte_crypto_op *op,
struct pending_queue *pqueue,
const uint8_t op_type)
{
/* Check for the type */
if (op_type == OP_TYPE_SYM) {
if (op->sess_type == RTE_CRYPTO_OP_WITH_SESSION)
return otx_cpt_enq_single_sym(inst, op, pqueue);
else
return otx_cpt_enq_single_sym_sessless(inst, op,
pqueue);
}
if (op_type == OP_TYPE_ASYM) {
if (op->sess_type == RTE_CRYPTO_OP_WITH_SESSION)
return otx_cpt_enq_single_asym(inst, op, pqueue);
}
/* Should not reach here */
return -ENOTSUP;
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline uint16_t __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_pkt_enqueue(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops,
const uint8_t op_type)
2019-06-25 11:12:58 +00:00
{
struct cpt_instance *instance = (struct cpt_instance *)qptr;
2020-06-18 16:55:50 +00:00
uint16_t count;
2019-06-25 11:12:58 +00:00
int ret;
struct cpt_vf *cptvf = (struct cpt_vf *)instance;
struct pending_queue *pqueue = &cptvf->pqueue;
count = DEFAULT_CMD_QLEN - pqueue->pending_count;
if (nb_ops > count)
nb_ops = count;
count = 0;
while (likely(count < nb_ops)) {
2020-06-18 16:55:50 +00:00
/* Enqueue single op */
ret = otx_cpt_enq_single(instance, ops[count], pqueue, op_type);
2019-06-25 11:12:58 +00:00
if (unlikely(ret))
break;
count++;
}
otx_cpt_ring_dbell(instance, count);
return count;
}
static uint16_t
2020-06-18 16:55:50 +00:00
otx_cpt_enqueue_asym(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)
{
return otx_cpt_pkt_enqueue(qptr, ops, nb_ops, OP_TYPE_ASYM);
}
static uint16_t
otx_cpt_enqueue_sym(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)
{
return otx_cpt_pkt_enqueue(qptr, ops, nb_ops, OP_TYPE_SYM);
}
static inline void
otx_cpt_asym_rsa_op(struct rte_crypto_op *cop, struct cpt_request_info *req,
struct rte_crypto_rsa_xform *rsa_ctx)
{
struct rte_crypto_rsa_op_param *rsa = &cop->asym->rsa;
switch (rsa->op_type) {
case RTE_CRYPTO_ASYM_OP_ENCRYPT:
rsa->cipher.length = rsa_ctx->n.length;
memcpy(rsa->cipher.data, req->rptr, rsa->cipher.length);
break;
case RTE_CRYPTO_ASYM_OP_DECRYPT:
if (rsa->pad == RTE_CRYPTO_RSA_PADDING_NONE)
rsa->message.length = rsa_ctx->n.length;
else {
/* Get length of decrypted output */
rsa->message.length = rte_cpu_to_be_16
(*((uint16_t *)req->rptr));
/* Offset data pointer by length fields */
req->rptr += 2;
}
memcpy(rsa->message.data, req->rptr, rsa->message.length);
break;
case RTE_CRYPTO_ASYM_OP_SIGN:
rsa->sign.length = rsa_ctx->n.length;
memcpy(rsa->sign.data, req->rptr, rsa->sign.length);
break;
case RTE_CRYPTO_ASYM_OP_VERIFY:
if (rsa->pad == RTE_CRYPTO_RSA_PADDING_NONE)
rsa->sign.length = rsa_ctx->n.length;
else {
/* Get length of decrypted output */
rsa->sign.length = rte_cpu_to_be_16
(*((uint16_t *)req->rptr));
/* Offset data pointer by length fields */
req->rptr += 2;
}
memcpy(rsa->sign.data, req->rptr, rsa->sign.length);
if (memcmp(rsa->sign.data, rsa->message.data,
rsa->message.length)) {
CPT_LOG_DP_ERR("RSA verification failed");
cop->status = RTE_CRYPTO_OP_STATUS_ERROR;
}
break;
default:
CPT_LOG_DP_DEBUG("Invalid RSA operation type");
cop->status = RTE_CRYPTO_OP_STATUS_INVALID_ARGS;
break;
}
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline void
otx_cpt_asym_dequeue_ecdsa_op(struct rte_crypto_ecdsa_op_param *ecdsa,
struct cpt_request_info *req,
struct cpt_asym_ec_ctx *ec)
{
int prime_len = ec_grp[ec->curveid].prime.length;
if (ecdsa->op_type == RTE_CRYPTO_ASYM_OP_VERIFY)
return;
/* Separate out sign r and s components */
memcpy(ecdsa->r.data, req->rptr, prime_len);
memcpy(ecdsa->s.data, req->rptr + RTE_ALIGN_CEIL(prime_len, 8),
prime_len);
ecdsa->r.length = prime_len;
ecdsa->s.length = prime_len;
}
static __rte_always_inline void
otx_cpt_asym_dequeue_ecpm_op(struct rte_crypto_ecpm_op_param *ecpm,
struct cpt_request_info *req,
struct cpt_asym_ec_ctx *ec)
{
int prime_len = ec_grp[ec->curveid].prime.length;
memcpy(ecpm->r.x.data, req->rptr, prime_len);
memcpy(ecpm->r.y.data, req->rptr + RTE_ALIGN_CEIL(prime_len, 8),
prime_len);
ecpm->r.x.length = prime_len;
ecpm->r.y.length = prime_len;
}
static __rte_always_inline void __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_asym_post_process(struct rte_crypto_op *cop,
struct cpt_request_info *req)
{
struct rte_crypto_asym_op *op = cop->asym;
struct cpt_asym_sess_misc *sess;
sess = get_asym_session_private_data(op->session,
otx_cryptodev_driver_id);
switch (sess->xfrm_type) {
case RTE_CRYPTO_ASYM_XFORM_RSA:
otx_cpt_asym_rsa_op(cop, req, &sess->rsa_ctx);
break;
case RTE_CRYPTO_ASYM_XFORM_MODEX:
op->modex.result.length = sess->mod_ctx.modulus.length;
memcpy(op->modex.result.data, req->rptr,
op->modex.result.length);
break;
2021-02-05 08:48:47 +00:00
case RTE_CRYPTO_ASYM_XFORM_ECDSA:
otx_cpt_asym_dequeue_ecdsa_op(&op->ecdsa, req, &sess->ec_ctx);
break;
case RTE_CRYPTO_ASYM_XFORM_ECPM:
otx_cpt_asym_dequeue_ecpm_op(&op->ecpm, req, &sess->ec_ctx);
break;
2020-06-18 16:55:50 +00:00
default:
CPT_LOG_DP_DEBUG("Invalid crypto xform type");
cop->status = RTE_CRYPTO_OP_STATUS_INVALID_ARGS;
break;
}
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline void __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_dequeue_post_process(struct rte_crypto_op *cop, uintptr_t *rsp,
const uint8_t op_type)
{
/* H/w has returned success */
cop->status = RTE_CRYPTO_OP_STATUS_SUCCESS;
/* Perform further post processing */
if ((op_type == OP_TYPE_SYM) &&
(cop->type == RTE_CRYPTO_OP_TYPE_SYMMETRIC)) {
/* Check if auth verify need to be completed */
if (unlikely(rsp[2]))
compl_auth_verify(cop, (uint8_t *)rsp[2], rsp[3]);
return;
}
if ((op_type == OP_TYPE_ASYM) &&
(cop->type == RTE_CRYPTO_OP_TYPE_ASYMMETRIC)) {
rsp = RTE_PTR_ADD(rsp, 4 * sizeof(uintptr_t));
otx_cpt_asym_post_process(cop, (struct cpt_request_info *)rsp);
}
return;
}
2021-02-05 08:48:47 +00:00
static __rte_always_inline uint16_t __rte_hot
2020-06-18 16:55:50 +00:00
otx_cpt_pkt_dequeue(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops,
const uint8_t op_type)
2019-06-25 11:12:58 +00:00
{
struct cpt_instance *instance = (struct cpt_instance *)qptr;
2020-06-18 16:55:50 +00:00
struct cpt_request_info *user_req;
2019-06-25 11:12:58 +00:00
struct cpt_vf *cptvf = (struct cpt_vf *)instance;
2020-06-18 16:55:50 +00:00
uint8_t cc[nb_ops];
int i, count, pcount;
uint8_t ret;
int nb_completed;
2019-06-25 11:12:58 +00:00
struct pending_queue *pqueue = &cptvf->pqueue;
2020-06-18 16:55:50 +00:00
struct rte_crypto_op *cop;
void *metabuf;
uintptr_t *rsp;
pcount = pqueue->pending_count;
count = (nb_ops > pcount) ? pcount : nb_ops;
for (i = 0; i < count; i++) {
2021-02-05 08:48:47 +00:00
user_req = (struct cpt_request_info *)
pqueue->req_queue[pqueue->deq_head];
2020-06-18 16:55:50 +00:00
2021-02-05 08:48:47 +00:00
if (likely((i+1) < count)) {
rte_prefetch_non_temporal(
(void *)pqueue->req_queue[i+1]);
}
2019-06-25 11:12:58 +00:00
2020-06-18 16:55:50 +00:00
ret = check_nb_command_id(user_req, instance);
if (unlikely(ret == ERR_REQ_PENDING)) {
/* Stop checking for completions */
break;
}
/* Return completion code and op handle */
cc[i] = ret;
ops[i] = user_req->op;
CPT_LOG_DP_DEBUG("Request %p Op %p completed with code %d",
user_req, user_req->op, ret);
MOD_INC(pqueue->deq_head, DEFAULT_CMD_QLEN);
pqueue->pending_count -= 1;
}
nb_completed = i;
for (i = 0; i < nb_completed; i++) {
2019-06-25 11:12:58 +00:00
rsp = (void *)ops[i];
2020-06-18 16:55:50 +00:00
2019-06-25 11:12:58 +00:00
if (likely((i + 1) < nb_completed))
rte_prefetch0(ops[i+1]);
2020-06-18 16:55:50 +00:00
2019-06-25 11:12:58 +00:00
metabuf = (void *)rsp[0];
cop = (void *)rsp[1];
ops[i] = cop;
2020-06-18 16:55:50 +00:00
/* Check completion code */
if (likely(cc[i] == 0)) {
/* H/w success pkt. Post process */
otx_cpt_dequeue_post_process(cop, rsp, op_type);
} else if (cc[i] == ERR_GC_ICV_MISCOMPARE) {
/* auth data mismatch */
2019-06-25 11:12:58 +00:00
cop->status = RTE_CRYPTO_OP_STATUS_AUTH_FAILED;
} else {
2020-06-18 16:55:50 +00:00
/* Error */
2019-06-25 11:12:58 +00:00
cop->status = RTE_CRYPTO_OP_STATUS_ERROR;
}
2020-06-18 16:55:50 +00:00
if (unlikely(cop->sess_type == RTE_CRYPTO_OP_SESSIONLESS)) {
void *sess_private_data_t =
get_sym_session_private_data(cop->sym->session,
otx_cryptodev_driver_id);
memset(sess_private_data_t, 0,
cpt_get_session_size());
memset(cop->sym->session, 0,
rte_cryptodev_sym_get_existing_header_session_size(
cop->sym->session));
rte_mempool_put(instance->sess_mp_priv,
sess_private_data_t);
rte_mempool_put(instance->sess_mp, cop->sym->session);
cop->sym->session = NULL;
}
free_op_meta(metabuf, instance->meta_info.pool);
2019-06-25 11:12:58 +00:00
}
2020-06-18 16:55:50 +00:00
2019-06-25 11:12:58 +00:00
return nb_completed;
}
2020-06-18 16:55:50 +00:00
static uint16_t
otx_cpt_dequeue_asym(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)
{
return otx_cpt_pkt_dequeue(qptr, ops, nb_ops, OP_TYPE_ASYM);
}
static uint16_t
otx_cpt_dequeue_sym(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)
{
return otx_cpt_pkt_dequeue(qptr, ops, nb_ops, OP_TYPE_SYM);
}
2019-06-25 11:12:58 +00:00
static struct rte_cryptodev_ops cptvf_ops = {
/* Device related operations */
.dev_configure = otx_cpt_dev_config,
.dev_start = otx_cpt_dev_start,
.dev_stop = otx_cpt_dev_stop,
.dev_close = otx_cpt_dev_close,
.dev_infos_get = otx_cpt_dev_info_get,
2021-02-05 08:48:47 +00:00
.stats_get = NULL,
.stats_reset = NULL,
2019-06-25 11:12:58 +00:00
.queue_pair_setup = otx_cpt_que_pair_setup,
.queue_pair_release = otx_cpt_que_pair_release,
/* Crypto related operations */
.sym_session_get_size = otx_cpt_get_session_size,
.sym_session_configure = otx_cpt_session_cfg,
2020-06-18 16:55:50 +00:00
.sym_session_clear = otx_cpt_session_clear,
2019-06-25 11:12:58 +00:00
2020-06-18 16:55:50 +00:00
.asym_session_get_size = otx_cpt_asym_session_size_get,
.asym_session_configure = otx_cpt_asym_session_cfg,
.asym_session_clear = otx_cpt_asym_session_clear,
};
2019-06-25 11:12:58 +00:00
int
otx_cpt_dev_create(struct rte_cryptodev *c_dev)
{
struct rte_pci_device *pdev = RTE_DEV_TO_PCI(c_dev->device);
struct cpt_vf *cptvf = NULL;
void *reg_base;
char dev_name[32];
int ret;
if (pdev->mem_resource[0].phys_addr == 0ULL)
return -EIO;
/* for secondary processes, we don't initialise any further as primary
* has already done this work.
*/
if (rte_eal_process_type() != RTE_PROC_PRIMARY)
return 0;
cptvf = rte_zmalloc_socket("otx_cryptodev_private_mem",
sizeof(struct cpt_vf), RTE_CACHE_LINE_SIZE,
rte_socket_id());
if (cptvf == NULL) {
CPT_LOG_ERR("Cannot allocate memory for device private data");
return -ENOMEM;
}
snprintf(dev_name, 32, "%02x:%02x.%x",
pdev->addr.bus, pdev->addr.devid, pdev->addr.function);
reg_base = pdev->mem_resource[0].addr;
if (!reg_base) {
CPT_LOG_ERR("Failed to map BAR0 of %s", dev_name);
ret = -ENODEV;
goto fail;
}
ret = otx_cpt_hw_init(cptvf, pdev, reg_base, dev_name);
if (ret) {
CPT_LOG_ERR("Failed to init cptvf %s", dev_name);
ret = -EIO;
goto fail;
}
2020-06-18 16:55:50 +00:00
switch (cptvf->vftype) {
case OTX_CPT_VF_TYPE_AE:
/* Set asymmetric cpt feature flags */
c_dev->feature_flags = RTE_CRYPTODEV_FF_ASYMMETRIC_CRYPTO |
RTE_CRYPTODEV_FF_HW_ACCELERATED |
RTE_CRYPTODEV_FF_RSA_PRIV_OP_KEY_QT;
break;
case OTX_CPT_VF_TYPE_SE:
/* Set symmetric cpt feature flags */
c_dev->feature_flags = RTE_CRYPTODEV_FF_SYMMETRIC_CRYPTO |
RTE_CRYPTODEV_FF_HW_ACCELERATED |
RTE_CRYPTODEV_FF_SYM_OPERATION_CHAINING |
RTE_CRYPTODEV_FF_IN_PLACE_SGL |
2021-01-28 17:08:59 +00:00
RTE_CRYPTODEV_FF_OOP_LB_IN_LB_OUT |
2020-06-18 16:55:50 +00:00
RTE_CRYPTODEV_FF_OOP_SGL_IN_LB_OUT |
2021-02-05 08:48:47 +00:00
RTE_CRYPTODEV_FF_OOP_SGL_IN_SGL_OUT |
RTE_CRYPTODEV_FF_SYM_SESSIONLESS;
2020-06-18 16:55:50 +00:00
break;
default:
/* Feature not supported. Abort */
CPT_LOG_ERR("VF type not supported by %s", dev_name);
ret = -EIO;
goto deinit_dev;
2019-06-25 11:12:58 +00:00
}
2020-06-18 16:55:50 +00:00
/* Start off timer for mailbox interrupts */
otx_cpt_periodic_alarm_start(cptvf);
2019-06-25 11:12:58 +00:00
c_dev->dev_ops = &cptvf_ops;
2020-06-18 16:55:50 +00:00
if (c_dev->feature_flags & RTE_CRYPTODEV_FF_SYMMETRIC_CRYPTO) {
c_dev->enqueue_burst = otx_cpt_enqueue_sym;
c_dev->dequeue_burst = otx_cpt_dequeue_sym;
} else {
c_dev->enqueue_burst = otx_cpt_enqueue_asym;
c_dev->dequeue_burst = otx_cpt_dequeue_asym;
}
2019-06-25 11:12:58 +00:00
/* Save dev private data */
c_dev->data->dev_private = cptvf;
return 0;
2020-06-18 16:55:50 +00:00
deinit_dev:
2019-06-25 11:12:58 +00:00
otx_cpt_deinit_device(cptvf);
fail:
if (cptvf) {
/* Free private data allocated */
rte_free(cptvf);
}
return ret;
}