2022-09-06 04:00:10 +00:00
|
|
|
/* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
|
* Copyright(C) 2021 Marvell.
|
|
|
|
|
*/
|
|
|
|
|
#ifndef _ROC_NIX_INL_PRIV_H_
|
|
|
|
|
#define _ROC_NIX_INL_PRIV_H_
|
2023-09-13 12:21:49 +00:00
|
|
|
#include <pthread.h>
|
|
|
|
|
#include <sys/types.h>
|
|
|
|
|
|
|
|
|
|
#define NIX_INL_META_SIZE 384u
|
|
|
|
|
|
|
|
|
|
struct nix_inl_dev;
|
|
|
|
|
struct nix_inl_qint {
|
|
|
|
|
struct nix_inl_dev *inl_dev;
|
|
|
|
|
uint16_t qint;
|
|
|
|
|
};
|
2022-09-06 04:00:10 +00:00
|
|
|
|
|
|
|
|
struct nix_inl_dev {
|
|
|
|
|
/* Base device object */
|
|
|
|
|
struct dev dev;
|
|
|
|
|
|
|
|
|
|
/* PCI device */
|
|
|
|
|
struct plt_pci_device *pci_dev;
|
|
|
|
|
|
|
|
|
|
/* LF specific BAR2 regions */
|
|
|
|
|
uintptr_t nix_base;
|
|
|
|
|
uintptr_t ssow_base;
|
|
|
|
|
uintptr_t sso_base;
|
|
|
|
|
uintptr_t cpt_base;
|
|
|
|
|
|
|
|
|
|
/* MSIX vector offsets */
|
|
|
|
|
uint16_t nix_msixoff;
|
|
|
|
|
uint16_t ssow_msixoff;
|
|
|
|
|
uint16_t sso_msixoff;
|
|
|
|
|
uint16_t cpt_msixoff;
|
|
|
|
|
|
|
|
|
|
/* SSO data */
|
|
|
|
|
uint32_t xaq_buf_size;
|
|
|
|
|
uint32_t xae_waes;
|
|
|
|
|
uint32_t iue;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint32_t nb_xae;
|
|
|
|
|
struct roc_sso_xaq_data xaq;
|
2022-09-06 04:00:10 +00:00
|
|
|
roc_nix_inl_sso_work_cb_t work_cb;
|
|
|
|
|
void *cb_args;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint64_t *pkt_pools;
|
|
|
|
|
uint16_t pkt_pools_cnt;
|
2022-09-06 04:00:10 +00:00
|
|
|
|
|
|
|
|
/* NIX data */
|
|
|
|
|
uint8_t lf_tx_stats;
|
|
|
|
|
uint8_t lf_rx_stats;
|
|
|
|
|
uint16_t vwqe_interval;
|
|
|
|
|
uint16_t cints;
|
|
|
|
|
uint16_t qints;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint16_t configured_qints;
|
|
|
|
|
struct roc_nix_rq *rqs;
|
|
|
|
|
struct nix_inl_qint *qints_mem;
|
|
|
|
|
uint16_t nb_rqs;
|
2022-09-06 04:00:10 +00:00
|
|
|
bool is_nix1;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint8_t spb_drop_pc;
|
|
|
|
|
uint8_t lpb_drop_pc;
|
2022-09-06 04:00:10 +00:00
|
|
|
|
|
|
|
|
/* NIX/CPT data */
|
|
|
|
|
void *inb_sa_base;
|
|
|
|
|
uint16_t inb_sa_sz;
|
|
|
|
|
|
|
|
|
|
/* CPT data */
|
|
|
|
|
struct roc_cpt_lf cpt_lf;
|
|
|
|
|
|
2023-09-13 12:21:49 +00:00
|
|
|
/* OUTB soft expiry poll thread */
|
|
|
|
|
pthread_t soft_exp_poll_thread;
|
|
|
|
|
uint32_t soft_exp_poll_freq;
|
|
|
|
|
uint64_t *sa_soft_exp_ring;
|
|
|
|
|
bool set_soft_exp_poll;
|
|
|
|
|
|
|
|
|
|
/* Soft expiry ring bitmap */
|
|
|
|
|
struct plt_bitmap *soft_exp_ring_bmap;
|
|
|
|
|
|
|
|
|
|
/* bitmap memory */
|
|
|
|
|
void *soft_exp_ring_bmap_mem;
|
|
|
|
|
|
2022-09-06 04:00:10 +00:00
|
|
|
/* Device arguments */
|
|
|
|
|
uint8_t selftest;
|
|
|
|
|
uint16_t channel;
|
|
|
|
|
uint16_t chan_mask;
|
|
|
|
|
bool is_multi_channel;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint32_t ipsec_in_min_spi;
|
|
|
|
|
uint32_t ipsec_in_max_spi;
|
|
|
|
|
uint32_t inb_spi_mask;
|
2022-09-06 04:00:10 +00:00
|
|
|
bool attach_cptlf;
|
2023-09-13 12:21:49 +00:00
|
|
|
uint16_t wqe_skip;
|
|
|
|
|
bool ts_ena;
|
|
|
|
|
uint32_t nb_meta_bufs;
|
|
|
|
|
uint32_t meta_buf_sz;
|
2022-09-06 04:00:10 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
int nix_inl_sso_register_irqs(struct nix_inl_dev *inl_dev);
|
|
|
|
|
void nix_inl_sso_unregister_irqs(struct nix_inl_dev *inl_dev);
|
|
|
|
|
|
|
|
|
|
int nix_inl_nix_register_irqs(struct nix_inl_dev *inl_dev);
|
|
|
|
|
void nix_inl_nix_unregister_irqs(struct nix_inl_dev *inl_dev);
|
|
|
|
|
|
|
|
|
|
uint16_t nix_inl_dev_pffunc_get(void);
|
|
|
|
|
|
|
|
|
|
#endif /* _ROC_NIX_INL_PRIV_H_ */
|
